Project

General

Profile

Download (157 KB) Statistics
| Branch: | Revision:

root / fw / boot / at91sam7s321 / AT91SAM7S321.h @ 14:d3713e2e39d0

1
//  ----------------------------------------------------------------------------
2
//          ATMEL Microcontroller Software Support  -  ROUSSET  -
3
//  ----------------------------------------------------------------------------
4
//  Copyright (c) 2006, Atmel Corporation
5
// 
6
//  All rights reserved.
7
// 
8
//  Redistribution and use in source and binary forms, with or without
9
//  modification, are permitted provided that the following conditions are met:
10
// 
11
//  - Redistributions of source code must retain the above copyright notice,
12
//  this list of conditions and the disclaimer below.
13
// 
14
//  - Redistributions in binary form must reproduce the above copyright notice,
15
//  this list of conditions and the disclaimer below in the documentation and/or
16
//  other materials provided with the distribution. 
17
// 
18
//  Atmel's name may not be used to endorse or promote products derived from
19
//  this software without specific prior written permission. 
20
//  
21
//  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
22
//  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
23
//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
24
//  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
25
//  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26
//  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
27
//  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
28
//  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
29
//  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
30
//  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31
//  ----------------------------------------------------------------------------
32
// File Name           : AT91SAM7S321.h
33
// Object              : AT91SAM7S321 definitions
34
// Generated           : AT91 SW Application Group  06/19/2007 (15:35:30)
35
// 
36
// CVS Reference       : /AT91SAM7S321.pl/1.4/Mon Oct 23 08:19:26 2006//
37
// CVS Reference       : /SYS_SAM7S.pl/1.2/Thu Feb  3 10:47:39 2005//
38
// CVS Reference       : /MC_SAM7S.pl/1.4/Thu Feb 16 16:45:50 2006//
39
// CVS Reference       : /PMC_SAM7S_USB.pl/1.4/Tue Feb  8 14:00:19 2005//
40
// CVS Reference       : /RSTC_SAM7S.pl/1.2/Wed Jul 13 15:25:17 2005//
41
// CVS Reference       : /UDP_4ept.pl/1.1/Wed Aug 30 14:20:52 2006//
42
// CVS Reference       : /PWM_SAM7S.pl/1.1/Tue May 10 12:38:54 2005//
43
// CVS Reference       : /RTTC_6081A.pl/1.2/Thu Nov  4 13:57:22 2004//
44
// CVS Reference       : /PITC_6079A.pl/1.2/Thu Nov  4 13:56:22 2004//
45
// CVS Reference       : /WDTC_6080A.pl/1.3/Thu Nov  4 13:58:52 2004//
46
// CVS Reference       : /VREG_6085B.pl/1.1/Tue Feb  1 16:40:38 2005//
47
// CVS Reference       : /AIC_6075B.pl/1.3/Fri May 20 14:21:42 2005//
48
// CVS Reference       : /PIO_6057A.pl/1.2/Thu Feb  3 10:29:42 2005//
49
// CVS Reference       : /DBGU_6059D.pl/1.1/Mon Jan 31 13:54:41 2005//
50
// CVS Reference       : /US_6089C.pl/1.1/Mon Jan 31 13:56:02 2005//
51
// CVS Reference       : /SPI_6088D.pl/1.3/Fri May 20 14:23:02 2005//
52
// CVS Reference       : /SSC_6078A.pl/1.1/Tue Jul 13 07:10:41 2004//
53
// CVS Reference       : /TC_6082A.pl/1.7/Wed Mar  9 16:31:51 2005//
54
// CVS Reference       : /TWI_6061A.pl/1.2/Wed Oct 25 15:03:34 2006//
55
// CVS Reference       : /PDC_6074C.pl/1.2/Thu Feb  3 09:02:11 2005//
56
// CVS Reference       : /ADC_6051C.pl/1.1/Mon Jan 31 13:12:40 2005//
57
//  ----------------------------------------------------------------------------
58

    
59
#ifndef AT91SAM7S321_H
60
#define AT91SAM7S321_H
61

    
62
#ifndef __ASSEMBLY__
63
typedef volatile unsigned int AT91_REG;// Hardware register definition
64
#define AT91_CAST(a) (a)
65
#else
66
#define AT91_CAST(a)
67
#endif
68

    
69
// *****************************************************************************
70
//              SOFTWARE API DEFINITION  FOR System Peripherals
71
// *****************************************************************************
72
#ifndef __ASSEMBLY__
73
typedef struct _AT91S_SYS {
74
	AT91_REG	 AIC_SMR[32]; 	// Source Mode Register
75
	AT91_REG	 AIC_SVR[32]; 	// Source Vector Register
76
	AT91_REG	 AIC_IVR; 	// IRQ Vector Register
77
	AT91_REG	 AIC_FVR; 	// FIQ Vector Register
78
	AT91_REG	 AIC_ISR; 	// Interrupt Status Register
79
	AT91_REG	 AIC_IPR; 	// Interrupt Pending Register
80
	AT91_REG	 AIC_IMR; 	// Interrupt Mask Register
81
	AT91_REG	 AIC_CISR; 	// Core Interrupt Status Register
82
	AT91_REG	 Reserved0[2]; 	// 
83
	AT91_REG	 AIC_IECR; 	// Interrupt Enable Command Register
84
	AT91_REG	 AIC_IDCR; 	// Interrupt Disable Command Register
85
	AT91_REG	 AIC_ICCR; 	// Interrupt Clear Command Register
86
	AT91_REG	 AIC_ISCR; 	// Interrupt Set Command Register
87
	AT91_REG	 AIC_EOICR; 	// End of Interrupt Command Register
88
	AT91_REG	 AIC_SPU; 	// Spurious Vector Register
89
	AT91_REG	 AIC_DCR; 	// Debug Control Register (Protect)
90
	AT91_REG	 Reserved1[1]; 	// 
91
	AT91_REG	 AIC_FFER; 	// Fast Forcing Enable Register
92
	AT91_REG	 AIC_FFDR; 	// Fast Forcing Disable Register
93
	AT91_REG	 AIC_FFSR; 	// Fast Forcing Status Register
94
	AT91_REG	 Reserved2[45]; 	// 
95
	AT91_REG	 DBGU_CR; 	// Control Register
96
	AT91_REG	 DBGU_MR; 	// Mode Register
97
	AT91_REG	 DBGU_IER; 	// Interrupt Enable Register
98
	AT91_REG	 DBGU_IDR; 	// Interrupt Disable Register
99
	AT91_REG	 DBGU_IMR; 	// Interrupt Mask Register
100
	AT91_REG	 DBGU_CSR; 	// Channel Status Register
101
	AT91_REG	 DBGU_RHR; 	// Receiver Holding Register
102
	AT91_REG	 DBGU_THR; 	// Transmitter Holding Register
103
	AT91_REG	 DBGU_BRGR; 	// Baud Rate Generator Register
104
	AT91_REG	 Reserved3[7]; 	// 
105
	AT91_REG	 DBGU_CIDR; 	// Chip ID Register
106
	AT91_REG	 DBGU_EXID; 	// Chip ID Extension Register
107
	AT91_REG	 DBGU_FNTR; 	// Force NTRST Register
108
	AT91_REG	 Reserved4[45]; 	// 
109
	AT91_REG	 DBGU_RPR; 	// Receive Pointer Register
110
	AT91_REG	 DBGU_RCR; 	// Receive Counter Register
111
	AT91_REG	 DBGU_TPR; 	// Transmit Pointer Register
112
	AT91_REG	 DBGU_TCR; 	// Transmit Counter Register
113
	AT91_REG	 DBGU_RNPR; 	// Receive Next Pointer Register
114
	AT91_REG	 DBGU_RNCR; 	// Receive Next Counter Register
115
	AT91_REG	 DBGU_TNPR; 	// Transmit Next Pointer Register
116
	AT91_REG	 DBGU_TNCR; 	// Transmit Next Counter Register
117
	AT91_REG	 DBGU_PTCR; 	// PDC Transfer Control Register
118
	AT91_REG	 DBGU_PTSR; 	// PDC Transfer Status Register
119
	AT91_REG	 Reserved5[54]; 	// 
120
	AT91_REG	 PIOA_PER; 	// PIO Enable Register
121
	AT91_REG	 PIOA_PDR; 	// PIO Disable Register
122
	AT91_REG	 PIOA_PSR; 	// PIO Status Register
123
	AT91_REG	 Reserved6[1]; 	// 
124
	AT91_REG	 PIOA_OER; 	// Output Enable Register
125
	AT91_REG	 PIOA_ODR; 	// Output Disable Registerr
126
	AT91_REG	 PIOA_OSR; 	// Output Status Register
127
	AT91_REG	 Reserved7[1]; 	// 
128
	AT91_REG	 PIOA_IFER; 	// Input Filter Enable Register
129
	AT91_REG	 PIOA_IFDR; 	// Input Filter Disable Register
130
	AT91_REG	 PIOA_IFSR; 	// Input Filter Status Register
131
	AT91_REG	 Reserved8[1]; 	// 
132
	AT91_REG	 PIOA_SODR; 	// Set Output Data Register
133
	AT91_REG	 PIOA_CODR; 	// Clear Output Data Register
134
	AT91_REG	 PIOA_ODSR; 	// Output Data Status Register
135
	AT91_REG	 PIOA_PDSR; 	// Pin Data Status Register
136
	AT91_REG	 PIOA_IER; 	// Interrupt Enable Register
137
	AT91_REG	 PIOA_IDR; 	// Interrupt Disable Register
138
	AT91_REG	 PIOA_IMR; 	// Interrupt Mask Register
139
	AT91_REG	 PIOA_ISR; 	// Interrupt Status Register
140
	AT91_REG	 PIOA_MDER; 	// Multi-driver Enable Register
141
	AT91_REG	 PIOA_MDDR; 	// Multi-driver Disable Register
142
	AT91_REG	 PIOA_MDSR; 	// Multi-driver Status Register
143
	AT91_REG	 Reserved9[1]; 	// 
144
	AT91_REG	 PIOA_PPUDR; 	// Pull-up Disable Register
145
	AT91_REG	 PIOA_PPUER; 	// Pull-up Enable Register
146
	AT91_REG	 PIOA_PPUSR; 	// Pull-up Status Register
147
	AT91_REG	 Reserved10[1]; 	// 
148
	AT91_REG	 PIOA_ASR; 	// Select A Register
149
	AT91_REG	 PIOA_BSR; 	// Select B Register
150
	AT91_REG	 PIOA_ABSR; 	// AB Select Status Register
151
	AT91_REG	 Reserved11[9]; 	// 
152
	AT91_REG	 PIOA_OWER; 	// Output Write Enable Register
153
	AT91_REG	 PIOA_OWDR; 	// Output Write Disable Register
154
	AT91_REG	 PIOA_OWSR; 	// Output Write Status Register
155
	AT91_REG	 Reserved12[469]; 	// 
156
	AT91_REG	 PMC_SCER; 	// System Clock Enable Register
157
	AT91_REG	 PMC_SCDR; 	// System Clock Disable Register
158
	AT91_REG	 PMC_SCSR; 	// System Clock Status Register
159
	AT91_REG	 Reserved13[1]; 	// 
160
	AT91_REG	 PMC_PCER; 	// Peripheral Clock Enable Register
161
	AT91_REG	 PMC_PCDR; 	// Peripheral Clock Disable Register
162
	AT91_REG	 PMC_PCSR; 	// Peripheral Clock Status Register
163
	AT91_REG	 Reserved14[1]; 	// 
164
	AT91_REG	 PMC_MOR; 	// Main Oscillator Register
165
	AT91_REG	 PMC_MCFR; 	// Main Clock  Frequency Register
166
	AT91_REG	 Reserved15[1]; 	// 
167
	AT91_REG	 PMC_PLLR; 	// PLL Register
168
	AT91_REG	 PMC_MCKR; 	// Master Clock Register
169
	AT91_REG	 Reserved16[3]; 	// 
170
	AT91_REG	 PMC_PCKR[3]; 	// Programmable Clock Register
171
	AT91_REG	 Reserved17[5]; 	// 
172
	AT91_REG	 PMC_IER; 	// Interrupt Enable Register
173
	AT91_REG	 PMC_IDR; 	// Interrupt Disable Register
174
	AT91_REG	 PMC_SR; 	// Status Register
175
	AT91_REG	 PMC_IMR; 	// Interrupt Mask Register
176
	AT91_REG	 Reserved18[36]; 	// 
177
	AT91_REG	 RSTC_RCR; 	// Reset Control Register
178
	AT91_REG	 RSTC_RSR; 	// Reset Status Register
179
	AT91_REG	 RSTC_RMR; 	// Reset Mode Register
180
	AT91_REG	 Reserved19[5]; 	// 
181
	AT91_REG	 RTTC_RTMR; 	// Real-time Mode Register
182
	AT91_REG	 RTTC_RTAR; 	// Real-time Alarm Register
183
	AT91_REG	 RTTC_RTVR; 	// Real-time Value Register
184
	AT91_REG	 RTTC_RTSR; 	// Real-time Status Register
185
	AT91_REG	 PITC_PIMR; 	// Period Interval Mode Register
186
	AT91_REG	 PITC_PISR; 	// Period Interval Status Register
187
	AT91_REG	 PITC_PIVR; 	// Period Interval Value Register
188
	AT91_REG	 PITC_PIIR; 	// Period Interval Image Register
189
	AT91_REG	 WDTC_WDCR; 	// Watchdog Control Register
190
	AT91_REG	 WDTC_WDMR; 	// Watchdog Mode Register
191
	AT91_REG	 WDTC_WDSR; 	// Watchdog Status Register
192
	AT91_REG	 Reserved20[5]; 	// 
193
	AT91_REG	 VREG_MR; 	// Voltage Regulator Mode Register
194
} AT91S_SYS, *AT91PS_SYS;
195
#else
196

    
197
#endif
198

    
199
// *****************************************************************************
200
//              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller
201
// *****************************************************************************
202
#ifndef __ASSEMBLY__
203
typedef struct _AT91S_AIC {
204
	AT91_REG	 AIC_SMR[32]; 	// Source Mode Register
205
	AT91_REG	 AIC_SVR[32]; 	// Source Vector Register
206
	AT91_REG	 AIC_IVR; 	// IRQ Vector Register
207
	AT91_REG	 AIC_FVR; 	// FIQ Vector Register
208
	AT91_REG	 AIC_ISR; 	// Interrupt Status Register
209
	AT91_REG	 AIC_IPR; 	// Interrupt Pending Register
210
	AT91_REG	 AIC_IMR; 	// Interrupt Mask Register
211
	AT91_REG	 AIC_CISR; 	// Core Interrupt Status Register
212
	AT91_REG	 Reserved0[2]; 	// 
213
	AT91_REG	 AIC_IECR; 	// Interrupt Enable Command Register
214
	AT91_REG	 AIC_IDCR; 	// Interrupt Disable Command Register
215
	AT91_REG	 AIC_ICCR; 	// Interrupt Clear Command Register
216
	AT91_REG	 AIC_ISCR; 	// Interrupt Set Command Register
217
	AT91_REG	 AIC_EOICR; 	// End of Interrupt Command Register
218
	AT91_REG	 AIC_SPU; 	// Spurious Vector Register
219
	AT91_REG	 AIC_DCR; 	// Debug Control Register (Protect)
220
	AT91_REG	 Reserved1[1]; 	// 
221
	AT91_REG	 AIC_FFER; 	// Fast Forcing Enable Register
222
	AT91_REG	 AIC_FFDR; 	// Fast Forcing Disable Register
223
	AT91_REG	 AIC_FFSR; 	// Fast Forcing Status Register
224
} AT91S_AIC, *AT91PS_AIC;
225
#else
226
#define AIC_SMR         (AT91_CAST(AT91_REG *) 	0x00000000) // (AIC_SMR) Source Mode Register
227
#define AIC_SVR         (AT91_CAST(AT91_REG *) 	0x00000080) // (AIC_SVR) Source Vector Register
228
#define AIC_IVR         (AT91_CAST(AT91_REG *) 	0x00000100) // (AIC_IVR) IRQ Vector Register
229
#define AIC_FVR         (AT91_CAST(AT91_REG *) 	0x00000104) // (AIC_FVR) FIQ Vector Register
230
#define AIC_ISR         (AT91_CAST(AT91_REG *) 	0x00000108) // (AIC_ISR) Interrupt Status Register
231
#define AIC_IPR         (AT91_CAST(AT91_REG *) 	0x0000010C) // (AIC_IPR) Interrupt Pending Register
232
#define AIC_IMR         (AT91_CAST(AT91_REG *) 	0x00000110) // (AIC_IMR) Interrupt Mask Register
233
#define AIC_CISR        (AT91_CAST(AT91_REG *) 	0x00000114) // (AIC_CISR) Core Interrupt Status Register
234
#define AIC_IECR        (AT91_CAST(AT91_REG *) 	0x00000120) // (AIC_IECR) Interrupt Enable Command Register
235
#define AIC_IDCR        (AT91_CAST(AT91_REG *) 	0x00000124) // (AIC_IDCR) Interrupt Disable Command Register
236
#define AIC_ICCR        (AT91_CAST(AT91_REG *) 	0x00000128) // (AIC_ICCR) Interrupt Clear Command Register
237
#define AIC_ISCR        (AT91_CAST(AT91_REG *) 	0x0000012C) // (AIC_ISCR) Interrupt Set Command Register
238
#define AIC_EOICR       (AT91_CAST(AT91_REG *) 	0x00000130) // (AIC_EOICR) End of Interrupt Command Register
239
#define AIC_SPU         (AT91_CAST(AT91_REG *) 	0x00000134) // (AIC_SPU) Spurious Vector Register
240
#define AIC_DCR         (AT91_CAST(AT91_REG *) 	0x00000138) // (AIC_DCR) Debug Control Register (Protect)
241
#define AIC_FFER        (AT91_CAST(AT91_REG *) 	0x00000140) // (AIC_FFER) Fast Forcing Enable Register
242
#define AIC_FFDR        (AT91_CAST(AT91_REG *) 	0x00000144) // (AIC_FFDR) Fast Forcing Disable Register
243
#define AIC_FFSR        (AT91_CAST(AT91_REG *) 	0x00000148) // (AIC_FFSR) Fast Forcing Status Register
244

    
245
#endif
246
// -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- 
247
#define AT91C_AIC_PRIOR       (0x7 <<  0) // (AIC) Priority Level
248
#define 	AT91C_AIC_PRIOR_LOWEST               (0x0) // (AIC) Lowest priority level
249
#define 	AT91C_AIC_PRIOR_HIGHEST              (0x7) // (AIC) Highest priority level
250
#define AT91C_AIC_SRCTYPE     (0x3 <<  5) // (AIC) Interrupt Source Type
251
#define 	AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL       (0x0 <<  5) // (AIC) Internal Sources Code Label High-level Sensitive
252
#define 	AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL        (0x0 <<  5) // (AIC) External Sources Code Label Low-level Sensitive
253
#define 	AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE    (0x1 <<  5) // (AIC) Internal Sources Code Label Positive Edge triggered
254
#define 	AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE    (0x1 <<  5) // (AIC) External Sources Code Label Negative Edge triggered
255
#define 	AT91C_AIC_SRCTYPE_HIGH_LEVEL           (0x2 <<  5) // (AIC) Internal Or External Sources Code Label High-level Sensitive
256
#define 	AT91C_AIC_SRCTYPE_POSITIVE_EDGE        (0x3 <<  5) // (AIC) Internal Or External Sources Code Label Positive Edge triggered
257
// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- 
258
#define AT91C_AIC_NFIQ        (0x1 <<  0) // (AIC) NFIQ Status
259
#define AT91C_AIC_NIRQ        (0x1 <<  1) // (AIC) NIRQ Status
260
// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- 
261
#define AT91C_AIC_DCR_PROT    (0x1 <<  0) // (AIC) Protection Mode
262
#define AT91C_AIC_DCR_GMSK    (0x1 <<  1) // (AIC) General Mask
263

    
264
// *****************************************************************************
265
//              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller
266
// *****************************************************************************
267
#ifndef __ASSEMBLY__
268
typedef struct _AT91S_PDC {
269
	AT91_REG	 PDC_RPR; 	// Receive Pointer Register
270
	AT91_REG	 PDC_RCR; 	// Receive Counter Register
271
	AT91_REG	 PDC_TPR; 	// Transmit Pointer Register
272
	AT91_REG	 PDC_TCR; 	// Transmit Counter Register
273
	AT91_REG	 PDC_RNPR; 	// Receive Next Pointer Register
274
	AT91_REG	 PDC_RNCR; 	// Receive Next Counter Register
275
	AT91_REG	 PDC_TNPR; 	// Transmit Next Pointer Register
276
	AT91_REG	 PDC_TNCR; 	// Transmit Next Counter Register
277
	AT91_REG	 PDC_PTCR; 	// PDC Transfer Control Register
278
	AT91_REG	 PDC_PTSR; 	// PDC Transfer Status Register
279
} AT91S_PDC, *AT91PS_PDC;
280
#else
281
#define PDC_RPR         (AT91_CAST(AT91_REG *) 	0x00000000) // (PDC_RPR) Receive Pointer Register
282
#define PDC_RCR         (AT91_CAST(AT91_REG *) 	0x00000004) // (PDC_RCR) Receive Counter Register
283
#define PDC_TPR         (AT91_CAST(AT91_REG *) 	0x00000008) // (PDC_TPR) Transmit Pointer Register
284
#define PDC_TCR         (AT91_CAST(AT91_REG *) 	0x0000000C) // (PDC_TCR) Transmit Counter Register
285
#define PDC_RNPR        (AT91_CAST(AT91_REG *) 	0x00000010) // (PDC_RNPR) Receive Next Pointer Register
286
#define PDC_RNCR        (AT91_CAST(AT91_REG *) 	0x00000014) // (PDC_RNCR) Receive Next Counter Register
287
#define PDC_TNPR        (AT91_CAST(AT91_REG *) 	0x00000018) // (PDC_TNPR) Transmit Next Pointer Register
288
#define PDC_TNCR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (PDC_TNCR) Transmit Next Counter Register
289
#define PDC_PTCR        (AT91_CAST(AT91_REG *) 	0x00000020) // (PDC_PTCR) PDC Transfer Control Register
290
#define PDC_PTSR        (AT91_CAST(AT91_REG *) 	0x00000024) // (PDC_PTSR) PDC Transfer Status Register
291

    
292
#endif
293
// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- 
294
#define AT91C_PDC_RXTEN       (0x1 <<  0) // (PDC) Receiver Transfer Enable
295
#define AT91C_PDC_RXTDIS      (0x1 <<  1) // (PDC) Receiver Transfer Disable
296
#define AT91C_PDC_TXTEN       (0x1 <<  8) // (PDC) Transmitter Transfer Enable
297
#define AT91C_PDC_TXTDIS      (0x1 <<  9) // (PDC) Transmitter Transfer Disable
298
// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- 
299

    
300
// *****************************************************************************
301
//              SOFTWARE API DEFINITION  FOR Debug Unit
302
// *****************************************************************************
303
#ifndef __ASSEMBLY__
304
typedef struct _AT91S_DBGU {
305
	AT91_REG	 DBGU_CR; 	// Control Register
306
	AT91_REG	 DBGU_MR; 	// Mode Register
307
	AT91_REG	 DBGU_IER; 	// Interrupt Enable Register
308
	AT91_REG	 DBGU_IDR; 	// Interrupt Disable Register
309
	AT91_REG	 DBGU_IMR; 	// Interrupt Mask Register
310
	AT91_REG	 DBGU_CSR; 	// Channel Status Register
311
	AT91_REG	 DBGU_RHR; 	// Receiver Holding Register
312
	AT91_REG	 DBGU_THR; 	// Transmitter Holding Register
313
	AT91_REG	 DBGU_BRGR; 	// Baud Rate Generator Register
314
	AT91_REG	 Reserved0[7]; 	// 
315
	AT91_REG	 DBGU_CIDR; 	// Chip ID Register
316
	AT91_REG	 DBGU_EXID; 	// Chip ID Extension Register
317
	AT91_REG	 DBGU_FNTR; 	// Force NTRST Register
318
	AT91_REG	 Reserved1[45]; 	// 
319
	AT91_REG	 DBGU_RPR; 	// Receive Pointer Register
320
	AT91_REG	 DBGU_RCR; 	// Receive Counter Register
321
	AT91_REG	 DBGU_TPR; 	// Transmit Pointer Register
322
	AT91_REG	 DBGU_TCR; 	// Transmit Counter Register
323
	AT91_REG	 DBGU_RNPR; 	// Receive Next Pointer Register
324
	AT91_REG	 DBGU_RNCR; 	// Receive Next Counter Register
325
	AT91_REG	 DBGU_TNPR; 	// Transmit Next Pointer Register
326
	AT91_REG	 DBGU_TNCR; 	// Transmit Next Counter Register
327
	AT91_REG	 DBGU_PTCR; 	// PDC Transfer Control Register
328
	AT91_REG	 DBGU_PTSR; 	// PDC Transfer Status Register
329
} AT91S_DBGU, *AT91PS_DBGU;
330
#else
331
#define DBGU_CR         (AT91_CAST(AT91_REG *) 	0x00000000) // (DBGU_CR) Control Register
332
#define DBGU_MR         (AT91_CAST(AT91_REG *) 	0x00000004) // (DBGU_MR) Mode Register
333
#define DBGU_IER        (AT91_CAST(AT91_REG *) 	0x00000008) // (DBGU_IER) Interrupt Enable Register
334
#define DBGU_IDR        (AT91_CAST(AT91_REG *) 	0x0000000C) // (DBGU_IDR) Interrupt Disable Register
335
#define DBGU_IMR        (AT91_CAST(AT91_REG *) 	0x00000010) // (DBGU_IMR) Interrupt Mask Register
336
#define DBGU_CSR        (AT91_CAST(AT91_REG *) 	0x00000014) // (DBGU_CSR) Channel Status Register
337
#define DBGU_RHR        (AT91_CAST(AT91_REG *) 	0x00000018) // (DBGU_RHR) Receiver Holding Register
338
#define DBGU_THR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (DBGU_THR) Transmitter Holding Register
339
#define DBGU_BRGR       (AT91_CAST(AT91_REG *) 	0x00000020) // (DBGU_BRGR) Baud Rate Generator Register
340
#define DBGU_CIDR       (AT91_CAST(AT91_REG *) 	0x00000040) // (DBGU_CIDR) Chip ID Register
341
#define DBGU_EXID       (AT91_CAST(AT91_REG *) 	0x00000044) // (DBGU_EXID) Chip ID Extension Register
342
#define DBGU_FNTR       (AT91_CAST(AT91_REG *) 	0x00000048) // (DBGU_FNTR) Force NTRST Register
343

    
344
#endif
345
// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- 
346
#define AT91C_US_RSTRX        (0x1 <<  2) // (DBGU) Reset Receiver
347
#define AT91C_US_RSTTX        (0x1 <<  3) // (DBGU) Reset Transmitter
348
#define AT91C_US_RXEN         (0x1 <<  4) // (DBGU) Receiver Enable
349
#define AT91C_US_RXDIS        (0x1 <<  5) // (DBGU) Receiver Disable
350
#define AT91C_US_TXEN         (0x1 <<  6) // (DBGU) Transmitter Enable
351
#define AT91C_US_TXDIS        (0x1 <<  7) // (DBGU) Transmitter Disable
352
#define AT91C_US_RSTSTA       (0x1 <<  8) // (DBGU) Reset Status Bits
353
// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- 
354
#define AT91C_US_PAR          (0x7 <<  9) // (DBGU) Parity type
355
#define 	AT91C_US_PAR_EVEN                 (0x0 <<  9) // (DBGU) Even Parity
356
#define 	AT91C_US_PAR_ODD                  (0x1 <<  9) // (DBGU) Odd Parity
357
#define 	AT91C_US_PAR_SPACE                (0x2 <<  9) // (DBGU) Parity forced to 0 (Space)
358
#define 	AT91C_US_PAR_MARK                 (0x3 <<  9) // (DBGU) Parity forced to 1 (Mark)
359
#define 	AT91C_US_PAR_NONE                 (0x4 <<  9) // (DBGU) No Parity
360
#define 	AT91C_US_PAR_MULTI_DROP           (0x6 <<  9) // (DBGU) Multi-drop mode
361
#define AT91C_US_CHMODE       (0x3 << 14) // (DBGU) Channel Mode
362
#define 	AT91C_US_CHMODE_NORMAL               (0x0 << 14) // (DBGU) Normal Mode: The USART channel operates as an RX/TX USART.
363
#define 	AT91C_US_CHMODE_AUTO                 (0x1 << 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.
364
#define 	AT91C_US_CHMODE_LOCAL                (0x2 << 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.
365
#define 	AT91C_US_CHMODE_REMOTE               (0x3 << 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.
366
// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- 
367
#define AT91C_US_RXRDY        (0x1 <<  0) // (DBGU) RXRDY Interrupt
368
#define AT91C_US_TXRDY        (0x1 <<  1) // (DBGU) TXRDY Interrupt
369
#define AT91C_US_ENDRX        (0x1 <<  3) // (DBGU) End of Receive Transfer Interrupt
370
#define AT91C_US_ENDTX        (0x1 <<  4) // (DBGU) End of Transmit Interrupt
371
#define AT91C_US_OVRE         (0x1 <<  5) // (DBGU) Overrun Interrupt
372
#define AT91C_US_FRAME        (0x1 <<  6) // (DBGU) Framing Error Interrupt
373
#define AT91C_US_PARE         (0x1 <<  7) // (DBGU) Parity Error Interrupt
374
#define AT91C_US_TXEMPTY      (0x1 <<  9) // (DBGU) TXEMPTY Interrupt
375
#define AT91C_US_TXBUFE       (0x1 << 11) // (DBGU) TXBUFE Interrupt
376
#define AT91C_US_RXBUFF       (0x1 << 12) // (DBGU) RXBUFF Interrupt
377
#define AT91C_US_COMM_TX      (0x1 << 30) // (DBGU) COMM_TX Interrupt
378
#define AT91C_US_COMM_RX      (0x1 << 31) // (DBGU) COMM_RX Interrupt
379
// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- 
380
// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- 
381
// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- 
382
// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- 
383
#define AT91C_US_FORCE_NTRST  (0x1 <<  0) // (DBGU) Force NTRST in JTAG
384

    
385
// *****************************************************************************
386
//              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler
387
// *****************************************************************************
388
#ifndef __ASSEMBLY__
389
typedef struct _AT91S_PIO {
390
	AT91_REG	 PIO_PER; 	// PIO Enable Register
391
	AT91_REG	 PIO_PDR; 	// PIO Disable Register
392
	AT91_REG	 PIO_PSR; 	// PIO Status Register
393
	AT91_REG	 Reserved0[1]; 	// 
394
	AT91_REG	 PIO_OER; 	// Output Enable Register
395
	AT91_REG	 PIO_ODR; 	// Output Disable Registerr
396
	AT91_REG	 PIO_OSR; 	// Output Status Register
397
	AT91_REG	 Reserved1[1]; 	// 
398
	AT91_REG	 PIO_IFER; 	// Input Filter Enable Register
399
	AT91_REG	 PIO_IFDR; 	// Input Filter Disable Register
400
	AT91_REG	 PIO_IFSR; 	// Input Filter Status Register
401
	AT91_REG	 Reserved2[1]; 	// 
402
	AT91_REG	 PIO_SODR; 	// Set Output Data Register
403
	AT91_REG	 PIO_CODR; 	// Clear Output Data Register
404
	AT91_REG	 PIO_ODSR; 	// Output Data Status Register
405
	AT91_REG	 PIO_PDSR; 	// Pin Data Status Register
406
	AT91_REG	 PIO_IER; 	// Interrupt Enable Register
407
	AT91_REG	 PIO_IDR; 	// Interrupt Disable Register
408
	AT91_REG	 PIO_IMR; 	// Interrupt Mask Register
409
	AT91_REG	 PIO_ISR; 	// Interrupt Status Register
410
	AT91_REG	 PIO_MDER; 	// Multi-driver Enable Register
411
	AT91_REG	 PIO_MDDR; 	// Multi-driver Disable Register
412
	AT91_REG	 PIO_MDSR; 	// Multi-driver Status Register
413
	AT91_REG	 Reserved3[1]; 	// 
414
	AT91_REG	 PIO_PPUDR; 	// Pull-up Disable Register
415
	AT91_REG	 PIO_PPUER; 	// Pull-up Enable Register
416
	AT91_REG	 PIO_PPUSR; 	// Pull-up Status Register
417
	AT91_REG	 Reserved4[1]; 	// 
418
	AT91_REG	 PIO_ASR; 	// Select A Register
419
	AT91_REG	 PIO_BSR; 	// Select B Register
420
	AT91_REG	 PIO_ABSR; 	// AB Select Status Register
421
	AT91_REG	 Reserved5[9]; 	// 
422
	AT91_REG	 PIO_OWER; 	// Output Write Enable Register
423
	AT91_REG	 PIO_OWDR; 	// Output Write Disable Register
424
	AT91_REG	 PIO_OWSR; 	// Output Write Status Register
425
} AT91S_PIO, *AT91PS_PIO;
426
#else
427
#define PIO_PER         (AT91_CAST(AT91_REG *) 	0x00000000) // (PIO_PER) PIO Enable Register
428
#define PIO_PDR         (AT91_CAST(AT91_REG *) 	0x00000004) // (PIO_PDR) PIO Disable Register
429
#define PIO_PSR         (AT91_CAST(AT91_REG *) 	0x00000008) // (PIO_PSR) PIO Status Register
430
#define PIO_OER         (AT91_CAST(AT91_REG *) 	0x00000010) // (PIO_OER) Output Enable Register
431
#define PIO_ODR         (AT91_CAST(AT91_REG *) 	0x00000014) // (PIO_ODR) Output Disable Registerr
432
#define PIO_OSR         (AT91_CAST(AT91_REG *) 	0x00000018) // (PIO_OSR) Output Status Register
433
#define PIO_IFER        (AT91_CAST(AT91_REG *) 	0x00000020) // (PIO_IFER) Input Filter Enable Register
434
#define PIO_IFDR        (AT91_CAST(AT91_REG *) 	0x00000024) // (PIO_IFDR) Input Filter Disable Register
435
#define PIO_IFSR        (AT91_CAST(AT91_REG *) 	0x00000028) // (PIO_IFSR) Input Filter Status Register
436
#define PIO_SODR        (AT91_CAST(AT91_REG *) 	0x00000030) // (PIO_SODR) Set Output Data Register
437
#define PIO_CODR        (AT91_CAST(AT91_REG *) 	0x00000034) // (PIO_CODR) Clear Output Data Register
438
#define PIO_ODSR        (AT91_CAST(AT91_REG *) 	0x00000038) // (PIO_ODSR) Output Data Status Register
439
#define PIO_PDSR        (AT91_CAST(AT91_REG *) 	0x0000003C) // (PIO_PDSR) Pin Data Status Register
440
#define PIO_IER         (AT91_CAST(AT91_REG *) 	0x00000040) // (PIO_IER) Interrupt Enable Register
441
#define PIO_IDR         (AT91_CAST(AT91_REG *) 	0x00000044) // (PIO_IDR) Interrupt Disable Register
442
#define PIO_IMR         (AT91_CAST(AT91_REG *) 	0x00000048) // (PIO_IMR) Interrupt Mask Register
443
#define PIO_ISR         (AT91_CAST(AT91_REG *) 	0x0000004C) // (PIO_ISR) Interrupt Status Register
444
#define PIO_MDER        (AT91_CAST(AT91_REG *) 	0x00000050) // (PIO_MDER) Multi-driver Enable Register
445
#define PIO_MDDR        (AT91_CAST(AT91_REG *) 	0x00000054) // (PIO_MDDR) Multi-driver Disable Register
446
#define PIO_MDSR        (AT91_CAST(AT91_REG *) 	0x00000058) // (PIO_MDSR) Multi-driver Status Register
447
#define PIO_PPUDR       (AT91_CAST(AT91_REG *) 	0x00000060) // (PIO_PPUDR) Pull-up Disable Register
448
#define PIO_PPUER       (AT91_CAST(AT91_REG *) 	0x00000064) // (PIO_PPUER) Pull-up Enable Register
449
#define PIO_PPUSR       (AT91_CAST(AT91_REG *) 	0x00000068) // (PIO_PPUSR) Pull-up Status Register
450
#define PIO_ASR         (AT91_CAST(AT91_REG *) 	0x00000070) // (PIO_ASR) Select A Register
451
#define PIO_BSR         (AT91_CAST(AT91_REG *) 	0x00000074) // (PIO_BSR) Select B Register
452
#define PIO_ABSR        (AT91_CAST(AT91_REG *) 	0x00000078) // (PIO_ABSR) AB Select Status Register
453
#define PIO_OWER        (AT91_CAST(AT91_REG *) 	0x000000A0) // (PIO_OWER) Output Write Enable Register
454
#define PIO_OWDR        (AT91_CAST(AT91_REG *) 	0x000000A4) // (PIO_OWDR) Output Write Disable Register
455
#define PIO_OWSR        (AT91_CAST(AT91_REG *) 	0x000000A8) // (PIO_OWSR) Output Write Status Register
456

    
457
#endif
458

    
459
// *****************************************************************************
460
//              SOFTWARE API DEFINITION  FOR Clock Generator Controler
461
// *****************************************************************************
462
#ifndef __ASSEMBLY__
463
typedef struct _AT91S_CKGR {
464
	AT91_REG	 CKGR_MOR; 	// Main Oscillator Register
465
	AT91_REG	 CKGR_MCFR; 	// Main Clock  Frequency Register
466
	AT91_REG	 Reserved0[1]; 	// 
467
	AT91_REG	 CKGR_PLLR; 	// PLL Register
468
} AT91S_CKGR, *AT91PS_CKGR;
469
#else
470
#define CKGR_MOR        (AT91_CAST(AT91_REG *) 	0x00000000) // (CKGR_MOR) Main Oscillator Register
471
#define CKGR_MCFR       (AT91_CAST(AT91_REG *) 	0x00000004) // (CKGR_MCFR) Main Clock  Frequency Register
472
#define CKGR_PLLR       (AT91_CAST(AT91_REG *) 	0x0000000C) // (CKGR_PLLR) PLL Register
473

    
474
#endif
475
// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- 
476
#define AT91C_CKGR_MOSCEN     (0x1 <<  0) // (CKGR) Main Oscillator Enable
477
#define AT91C_CKGR_OSCBYPASS  (0x1 <<  1) // (CKGR) Main Oscillator Bypass
478
#define AT91C_CKGR_OSCOUNT    (0xFF <<  8) // (CKGR) Main Oscillator Start-up Time
479
// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- 
480
#define AT91C_CKGR_MAINF      (0xFFFF <<  0) // (CKGR) Main Clock Frequency
481
#define AT91C_CKGR_MAINRDY    (0x1 << 16) // (CKGR) Main Clock Ready
482
// -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register -------- 
483
#define AT91C_CKGR_DIV        (0xFF <<  0) // (CKGR) Divider Selected
484
#define 	AT91C_CKGR_DIV_0                    (0x0) // (CKGR) Divider output is 0
485
#define 	AT91C_CKGR_DIV_BYPASS               (0x1) // (CKGR) Divider is bypassed
486
#define AT91C_CKGR_PLLCOUNT   (0x3F <<  8) // (CKGR) PLL Counter
487
#define AT91C_CKGR_OUT        (0x3 << 14) // (CKGR) PLL Output Frequency Range
488
#define 	AT91C_CKGR_OUT_0                    (0x0 << 14) // (CKGR) Please refer to the PLL datasheet
489
#define 	AT91C_CKGR_OUT_1                    (0x1 << 14) // (CKGR) Please refer to the PLL datasheet
490
#define 	AT91C_CKGR_OUT_2                    (0x2 << 14) // (CKGR) Please refer to the PLL datasheet
491
#define 	AT91C_CKGR_OUT_3                    (0x3 << 14) // (CKGR) Please refer to the PLL datasheet
492
#define AT91C_CKGR_MUL        (0x7FF << 16) // (CKGR) PLL Multiplier
493
#define AT91C_CKGR_USBDIV     (0x3 << 28) // (CKGR) Divider for USB Clocks
494
#define 	AT91C_CKGR_USBDIV_0                    (0x0 << 28) // (CKGR) Divider output is PLL clock output
495
#define 	AT91C_CKGR_USBDIV_1                    (0x1 << 28) // (CKGR) Divider output is PLL clock output divided by 2
496
#define 	AT91C_CKGR_USBDIV_2                    (0x2 << 28) // (CKGR) Divider output is PLL clock output divided by 4
497

    
498
// *****************************************************************************
499
//              SOFTWARE API DEFINITION  FOR Power Management Controler
500
// *****************************************************************************
501
#ifndef __ASSEMBLY__
502
typedef struct _AT91S_PMC {
503
	AT91_REG	 PMC_SCER; 	// System Clock Enable Register
504
	AT91_REG	 PMC_SCDR; 	// System Clock Disable Register
505
	AT91_REG	 PMC_SCSR; 	// System Clock Status Register
506
	AT91_REG	 Reserved0[1]; 	// 
507
	AT91_REG	 PMC_PCER; 	// Peripheral Clock Enable Register
508
	AT91_REG	 PMC_PCDR; 	// Peripheral Clock Disable Register
509
	AT91_REG	 PMC_PCSR; 	// Peripheral Clock Status Register
510
	AT91_REG	 Reserved1[1]; 	// 
511
	AT91_REG	 PMC_MOR; 	// Main Oscillator Register
512
	AT91_REG	 PMC_MCFR; 	// Main Clock  Frequency Register
513
	AT91_REG	 Reserved2[1]; 	// 
514
	AT91_REG	 PMC_PLLR; 	// PLL Register
515
	AT91_REG	 PMC_MCKR; 	// Master Clock Register
516
	AT91_REG	 Reserved3[3]; 	// 
517
	AT91_REG	 PMC_PCKR[3]; 	// Programmable Clock Register
518
	AT91_REG	 Reserved4[5]; 	// 
519
	AT91_REG	 PMC_IER; 	// Interrupt Enable Register
520
	AT91_REG	 PMC_IDR; 	// Interrupt Disable Register
521
	AT91_REG	 PMC_SR; 	// Status Register
522
	AT91_REG	 PMC_IMR; 	// Interrupt Mask Register
523
} AT91S_PMC, *AT91PS_PMC;
524
#else
525
#define PMC_SCER        (AT91_CAST(AT91_REG *) 	0x00000000) // (PMC_SCER) System Clock Enable Register
526
#define PMC_SCDR        (AT91_CAST(AT91_REG *) 	0x00000004) // (PMC_SCDR) System Clock Disable Register
527
#define PMC_SCSR        (AT91_CAST(AT91_REG *) 	0x00000008) // (PMC_SCSR) System Clock Status Register
528
#define PMC_PCER        (AT91_CAST(AT91_REG *) 	0x00000010) // (PMC_PCER) Peripheral Clock Enable Register
529
#define PMC_PCDR        (AT91_CAST(AT91_REG *) 	0x00000014) // (PMC_PCDR) Peripheral Clock Disable Register
530
#define PMC_PCSR        (AT91_CAST(AT91_REG *) 	0x00000018) // (PMC_PCSR) Peripheral Clock Status Register
531
#define PMC_MCKR        (AT91_CAST(AT91_REG *) 	0x00000030) // (PMC_MCKR) Master Clock Register
532
#define PMC_PCKR        (AT91_CAST(AT91_REG *) 	0x00000040) // (PMC_PCKR) Programmable Clock Register
533
#define PMC_IER         (AT91_CAST(AT91_REG *) 	0x00000060) // (PMC_IER) Interrupt Enable Register
534
#define PMC_IDR         (AT91_CAST(AT91_REG *) 	0x00000064) // (PMC_IDR) Interrupt Disable Register
535
#define PMC_SR          (AT91_CAST(AT91_REG *) 	0x00000068) // (PMC_SR) Status Register
536
#define PMC_IMR         (AT91_CAST(AT91_REG *) 	0x0000006C) // (PMC_IMR) Interrupt Mask Register
537

    
538
#endif
539
// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- 
540
#define AT91C_PMC_PCK         (0x1 <<  0) // (PMC) Processor Clock
541
#define AT91C_PMC_UDP         (0x1 <<  7) // (PMC) USB Device Port Clock
542
#define AT91C_PMC_PCK0        (0x1 <<  8) // (PMC) Programmable Clock Output
543
#define AT91C_PMC_PCK1        (0x1 <<  9) // (PMC) Programmable Clock Output
544
#define AT91C_PMC_PCK2        (0x1 << 10) // (PMC) Programmable Clock Output
545
// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- 
546
// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- 
547
// -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- 
548
// -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- 
549
// -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register -------- 
550
// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- 
551
#define AT91C_PMC_CSS         (0x3 <<  0) // (PMC) Programmable Clock Selection
552
#define 	AT91C_PMC_CSS_SLOW_CLK             (0x0) // (PMC) Slow Clock is selected
553
#define 	AT91C_PMC_CSS_MAIN_CLK             (0x1) // (PMC) Main Clock is selected
554
#define 	AT91C_PMC_CSS_PLL_CLK              (0x3) // (PMC) Clock from PLL is selected
555
#define AT91C_PMC_PRES        (0x7 <<  2) // (PMC) Programmable Clock Prescaler
556
#define 	AT91C_PMC_PRES_CLK                  (0x0 <<  2) // (PMC) Selected clock
557
#define 	AT91C_PMC_PRES_CLK_2                (0x1 <<  2) // (PMC) Selected clock divided by 2
558
#define 	AT91C_PMC_PRES_CLK_4                (0x2 <<  2) // (PMC) Selected clock divided by 4
559
#define 	AT91C_PMC_PRES_CLK_8                (0x3 <<  2) // (PMC) Selected clock divided by 8
560
#define 	AT91C_PMC_PRES_CLK_16               (0x4 <<  2) // (PMC) Selected clock divided by 16
561
#define 	AT91C_PMC_PRES_CLK_32               (0x5 <<  2) // (PMC) Selected clock divided by 32
562
#define 	AT91C_PMC_PRES_CLK_64               (0x6 <<  2) // (PMC) Selected clock divided by 64
563
// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- 
564
// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- 
565
#define AT91C_PMC_MOSCS       (0x1 <<  0) // (PMC) MOSC Status/Enable/Disable/Mask
566
#define AT91C_PMC_LOCK        (0x1 <<  2) // (PMC) PLL Status/Enable/Disable/Mask
567
#define AT91C_PMC_MCKRDY      (0x1 <<  3) // (PMC) MCK_RDY Status/Enable/Disable/Mask
568
#define AT91C_PMC_PCK0RDY     (0x1 <<  8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask
569
#define AT91C_PMC_PCK1RDY     (0x1 <<  9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask
570
#define AT91C_PMC_PCK2RDY     (0x1 << 10) // (PMC) PCK2_RDY Status/Enable/Disable/Mask
571
// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- 
572
// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- 
573
// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- 
574

    
575
// *****************************************************************************
576
//              SOFTWARE API DEFINITION  FOR Reset Controller Interface
577
// *****************************************************************************
578
#ifndef __ASSEMBLY__
579
typedef struct _AT91S_RSTC {
580
	AT91_REG	 RSTC_RCR; 	// Reset Control Register
581
	AT91_REG	 RSTC_RSR; 	// Reset Status Register
582
	AT91_REG	 RSTC_RMR; 	// Reset Mode Register
583
} AT91S_RSTC, *AT91PS_RSTC;
584
#else
585
#define RSTC_RCR        (AT91_CAST(AT91_REG *) 	0x00000000) // (RSTC_RCR) Reset Control Register
586
#define RSTC_RSR        (AT91_CAST(AT91_REG *) 	0x00000004) // (RSTC_RSR) Reset Status Register
587
#define RSTC_RMR        (AT91_CAST(AT91_REG *) 	0x00000008) // (RSTC_RMR) Reset Mode Register
588

    
589
#endif
590
// -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- 
591
#define AT91C_RSTC_PROCRST    (0x1 <<  0) // (RSTC) Processor Reset
592
#define AT91C_RSTC_PERRST     (0x1 <<  2) // (RSTC) Peripheral Reset
593
#define AT91C_RSTC_EXTRST     (0x1 <<  3) // (RSTC) External Reset
594
#define AT91C_RSTC_KEY        (0xFF << 24) // (RSTC) Password
595
// -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- 
596
#define AT91C_RSTC_URSTS      (0x1 <<  0) // (RSTC) User Reset Status
597
#define AT91C_RSTC_BODSTS     (0x1 <<  1) // (RSTC) Brownout Detection Status
598
#define AT91C_RSTC_RSTTYP     (0x7 <<  8) // (RSTC) Reset Type
599
#define 	AT91C_RSTC_RSTTYP_POWERUP              (0x0 <<  8) // (RSTC) Power-up Reset. VDDCORE rising.
600
#define 	AT91C_RSTC_RSTTYP_WAKEUP               (0x1 <<  8) // (RSTC) WakeUp Reset. VDDCORE rising.
601
#define 	AT91C_RSTC_RSTTYP_WATCHDOG             (0x2 <<  8) // (RSTC) Watchdog Reset. Watchdog overflow occured.
602
#define 	AT91C_RSTC_RSTTYP_SOFTWARE             (0x3 <<  8) // (RSTC) Software Reset. Processor reset required by the software.
603
#define 	AT91C_RSTC_RSTTYP_USER                 (0x4 <<  8) // (RSTC) User Reset. NRST pin detected low.
604
#define 	AT91C_RSTC_RSTTYP_BROWNOUT             (0x5 <<  8) // (RSTC) Brownout Reset occured.
605
#define AT91C_RSTC_NRSTL      (0x1 << 16) // (RSTC) NRST pin level
606
#define AT91C_RSTC_SRCMP      (0x1 << 17) // (RSTC) Software Reset Command in Progress.
607
// -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- 
608
#define AT91C_RSTC_URSTEN     (0x1 <<  0) // (RSTC) User Reset Enable
609
#define AT91C_RSTC_URSTIEN    (0x1 <<  4) // (RSTC) User Reset Interrupt Enable
610
#define AT91C_RSTC_ERSTL      (0xF <<  8) // (RSTC) User Reset Length
611
#define AT91C_RSTC_BODIEN     (0x1 << 16) // (RSTC) Brownout Detection Interrupt Enable
612

    
613
// *****************************************************************************
614
//              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface
615
// *****************************************************************************
616
#ifndef __ASSEMBLY__
617
typedef struct _AT91S_RTTC {
618
	AT91_REG	 RTTC_RTMR; 	// Real-time Mode Register
619
	AT91_REG	 RTTC_RTAR; 	// Real-time Alarm Register
620
	AT91_REG	 RTTC_RTVR; 	// Real-time Value Register
621
	AT91_REG	 RTTC_RTSR; 	// Real-time Status Register
622
} AT91S_RTTC, *AT91PS_RTTC;
623
#else
624
#define RTTC_RTMR       (AT91_CAST(AT91_REG *) 	0x00000000) // (RTTC_RTMR) Real-time Mode Register
625
#define RTTC_RTAR       (AT91_CAST(AT91_REG *) 	0x00000004) // (RTTC_RTAR) Real-time Alarm Register
626
#define RTTC_RTVR       (AT91_CAST(AT91_REG *) 	0x00000008) // (RTTC_RTVR) Real-time Value Register
627
#define RTTC_RTSR       (AT91_CAST(AT91_REG *) 	0x0000000C) // (RTTC_RTSR) Real-time Status Register
628

    
629
#endif
630
// -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- 
631
#define AT91C_RTTC_RTPRES     (0xFFFF <<  0) // (RTTC) Real-time Timer Prescaler Value
632
#define AT91C_RTTC_ALMIEN     (0x1 << 16) // (RTTC) Alarm Interrupt Enable
633
#define AT91C_RTTC_RTTINCIEN  (0x1 << 17) // (RTTC) Real Time Timer Increment Interrupt Enable
634
#define AT91C_RTTC_RTTRST     (0x1 << 18) // (RTTC) Real Time Timer Restart
635
// -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- 
636
#define AT91C_RTTC_ALMV       (0x0 <<  0) // (RTTC) Alarm Value
637
// -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- 
638
#define AT91C_RTTC_CRTV       (0x0 <<  0) // (RTTC) Current Real-time Value
639
// -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- 
640
#define AT91C_RTTC_ALMS       (0x1 <<  0) // (RTTC) Real-time Alarm Status
641
#define AT91C_RTTC_RTTINC     (0x1 <<  1) // (RTTC) Real-time Timer Increment
642

    
643
// *****************************************************************************
644
//              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface
645
// *****************************************************************************
646
#ifndef __ASSEMBLY__
647
typedef struct _AT91S_PITC {
648
	AT91_REG	 PITC_PIMR; 	// Period Interval Mode Register
649
	AT91_REG	 PITC_PISR; 	// Period Interval Status Register
650
	AT91_REG	 PITC_PIVR; 	// Period Interval Value Register
651
	AT91_REG	 PITC_PIIR; 	// Period Interval Image Register
652
} AT91S_PITC, *AT91PS_PITC;
653
#else
654
#define PITC_PIMR       (AT91_CAST(AT91_REG *) 	0x00000000) // (PITC_PIMR) Period Interval Mode Register
655
#define PITC_PISR       (AT91_CAST(AT91_REG *) 	0x00000004) // (PITC_PISR) Period Interval Status Register
656
#define PITC_PIVR       (AT91_CAST(AT91_REG *) 	0x00000008) // (PITC_PIVR) Period Interval Value Register
657
#define PITC_PIIR       (AT91_CAST(AT91_REG *) 	0x0000000C) // (PITC_PIIR) Period Interval Image Register
658

    
659
#endif
660
// -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- 
661
#define AT91C_PITC_PIV        (0xFFFFF <<  0) // (PITC) Periodic Interval Value
662
#define AT91C_PITC_PITEN      (0x1 << 24) // (PITC) Periodic Interval Timer Enabled
663
#define AT91C_PITC_PITIEN     (0x1 << 25) // (PITC) Periodic Interval Timer Interrupt Enable
664
// -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- 
665
#define AT91C_PITC_PITS       (0x1 <<  0) // (PITC) Periodic Interval Timer Status
666
// -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- 
667
#define AT91C_PITC_CPIV       (0xFFFFF <<  0) // (PITC) Current Periodic Interval Value
668
#define AT91C_PITC_PICNT      (0xFFF << 20) // (PITC) Periodic Interval Counter
669
// -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- 
670

    
671
// *****************************************************************************
672
//              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface
673
// *****************************************************************************
674
#ifndef __ASSEMBLY__
675
typedef struct _AT91S_WDTC {
676
	AT91_REG	 WDTC_WDCR; 	// Watchdog Control Register
677
	AT91_REG	 WDTC_WDMR; 	// Watchdog Mode Register
678
	AT91_REG	 WDTC_WDSR; 	// Watchdog Status Register
679
} AT91S_WDTC, *AT91PS_WDTC;
680
#else
681
#define WDTC_WDCR       (AT91_CAST(AT91_REG *) 	0x00000000) // (WDTC_WDCR) Watchdog Control Register
682
#define WDTC_WDMR       (AT91_CAST(AT91_REG *) 	0x00000004) // (WDTC_WDMR) Watchdog Mode Register
683
#define WDTC_WDSR       (AT91_CAST(AT91_REG *) 	0x00000008) // (WDTC_WDSR) Watchdog Status Register
684

    
685
#endif
686
// -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- 
687
#define AT91C_WDTC_WDRSTT     (0x1 <<  0) // (WDTC) Watchdog Restart
688
#define AT91C_WDTC_KEY        (0xFF << 24) // (WDTC) Watchdog KEY Password
689
// -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- 
690
#define AT91C_WDTC_WDV        (0xFFF <<  0) // (WDTC) Watchdog Timer Restart
691
#define AT91C_WDTC_WDFIEN     (0x1 << 12) // (WDTC) Watchdog Fault Interrupt Enable
692
#define AT91C_WDTC_WDRSTEN    (0x1 << 13) // (WDTC) Watchdog Reset Enable
693
#define AT91C_WDTC_WDRPROC    (0x1 << 14) // (WDTC) Watchdog Timer Restart
694
#define AT91C_WDTC_WDDIS      (0x1 << 15) // (WDTC) Watchdog Disable
695
#define AT91C_WDTC_WDD        (0xFFF << 16) // (WDTC) Watchdog Delta Value
696
#define AT91C_WDTC_WDDBGHLT   (0x1 << 28) // (WDTC) Watchdog Debug Halt
697
#define AT91C_WDTC_WDIDLEHLT  (0x1 << 29) // (WDTC) Watchdog Idle Halt
698
// -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- 
699
#define AT91C_WDTC_WDUNF      (0x1 <<  0) // (WDTC) Watchdog Underflow
700
#define AT91C_WDTC_WDERR      (0x1 <<  1) // (WDTC) Watchdog Error
701

    
702
// *****************************************************************************
703
//              SOFTWARE API DEFINITION  FOR Voltage Regulator Mode Controller Interface
704
// *****************************************************************************
705
#ifndef __ASSEMBLY__
706
typedef struct _AT91S_VREG {
707
	AT91_REG	 VREG_MR; 	// Voltage Regulator Mode Register
708
} AT91S_VREG, *AT91PS_VREG;
709
#else
710
#define VREG_MR         (AT91_CAST(AT91_REG *) 	0x00000000) // (VREG_MR) Voltage Regulator Mode Register
711

    
712
#endif
713
// -------- VREG_MR : (VREG Offset: 0x0) Voltage Regulator Mode Register -------- 
714
#define AT91C_VREG_PSTDBY     (0x1 <<  0) // (VREG) Voltage Regulator Power Standby Mode
715

    
716
// *****************************************************************************
717
//              SOFTWARE API DEFINITION  FOR Memory Controller Interface
718
// *****************************************************************************
719
#ifndef __ASSEMBLY__
720
typedef struct _AT91S_MC {
721
	AT91_REG	 MC_RCR; 	// MC Remap Control Register
722
	AT91_REG	 MC_ASR; 	// MC Abort Status Register
723
	AT91_REG	 MC_AASR; 	// MC Abort Address Status Register
724
	AT91_REG	 Reserved0[21]; 	// 
725
	AT91_REG	 MC_FMR; 	// MC Flash Mode Register
726
	AT91_REG	 MC_FCR; 	// MC Flash Command Register
727
	AT91_REG	 MC_FSR; 	// MC Flash Status Register
728
} AT91S_MC, *AT91PS_MC;
729
#else
730
#define MC_RCR          (AT91_CAST(AT91_REG *) 	0x00000000) // (MC_RCR) MC Remap Control Register
731
#define MC_ASR          (AT91_CAST(AT91_REG *) 	0x00000004) // (MC_ASR) MC Abort Status Register
732
#define MC_AASR         (AT91_CAST(AT91_REG *) 	0x00000008) // (MC_AASR) MC Abort Address Status Register
733
#define MC_FMR          (AT91_CAST(AT91_REG *) 	0x00000060) // (MC_FMR) MC Flash Mode Register
734
#define MC_FCR          (AT91_CAST(AT91_REG *) 	0x00000064) // (MC_FCR) MC Flash Command Register
735
#define MC_FSR          (AT91_CAST(AT91_REG *) 	0x00000068) // (MC_FSR) MC Flash Status Register
736

    
737
#endif
738
// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- 
739
#define AT91C_MC_RCB          (0x1 <<  0) // (MC) Remap Command Bit
740
// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- 
741
#define AT91C_MC_UNDADD       (0x1 <<  0) // (MC) Undefined Addess Abort Status
742
#define AT91C_MC_MISADD       (0x1 <<  1) // (MC) Misaligned Addess Abort Status
743
#define AT91C_MC_ABTSZ        (0x3 <<  8) // (MC) Abort Size Status
744
#define 	AT91C_MC_ABTSZ_BYTE                 (0x0 <<  8) // (MC) Byte
745
#define 	AT91C_MC_ABTSZ_HWORD                (0x1 <<  8) // (MC) Half-word
746
#define 	AT91C_MC_ABTSZ_WORD                 (0x2 <<  8) // (MC) Word
747
#define AT91C_MC_ABTTYP       (0x3 << 10) // (MC) Abort Type Status
748
#define 	AT91C_MC_ABTTYP_DATAR                (0x0 << 10) // (MC) Data Read
749
#define 	AT91C_MC_ABTTYP_DATAW                (0x1 << 10) // (MC) Data Write
750
#define 	AT91C_MC_ABTTYP_FETCH                (0x2 << 10) // (MC) Code Fetch
751
#define AT91C_MC_MST0         (0x1 << 16) // (MC) Master 0 Abort Source
752
#define AT91C_MC_MST1         (0x1 << 17) // (MC) Master 1 Abort Source
753
#define AT91C_MC_SVMST0       (0x1 << 24) // (MC) Saved Master 0 Abort Source
754
#define AT91C_MC_SVMST1       (0x1 << 25) // (MC) Saved Master 1 Abort Source
755
// -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- 
756
#define AT91C_MC_FRDY         (0x1 <<  0) // (MC) Flash Ready
757
#define AT91C_MC_LOCKE        (0x1 <<  2) // (MC) Lock Error
758
#define AT91C_MC_PROGE        (0x1 <<  3) // (MC) Programming Error
759
#define AT91C_MC_NEBP         (0x1 <<  7) // (MC) No Erase Before Programming
760
#define AT91C_MC_FWS          (0x3 <<  8) // (MC) Flash Wait State
761
#define 	AT91C_MC_FWS_0FWS                 (0x0 <<  8) // (MC) 1 cycle for Read, 2 for Write operations
762
#define 	AT91C_MC_FWS_1FWS                 (0x1 <<  8) // (MC) 2 cycles for Read, 3 for Write operations
763
#define 	AT91C_MC_FWS_2FWS                 (0x2 <<  8) // (MC) 3 cycles for Read, 4 for Write operations
764
#define 	AT91C_MC_FWS_3FWS                 (0x3 <<  8) // (MC) 4 cycles for Read, 4 for Write operations
765
#define AT91C_MC_FMCN         (0xFF << 16) // (MC) Flash Microsecond Cycle Number
766
// -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- 
767
#define AT91C_MC_FCMD         (0xF <<  0) // (MC) Flash Command
768
#define 	AT91C_MC_FCMD_START_PROG           (0x1) // (MC) Starts the programming of th epage specified by PAGEN.
769
#define 	AT91C_MC_FCMD_LOCK                 (0x2) // (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.
770
#define 	AT91C_MC_FCMD_PROG_AND_LOCK        (0x3) // (MC) The lock sequence automatically happens after the programming sequence is completed.
771
#define 	AT91C_MC_FCMD_UNLOCK               (0x4) // (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.
772
#define 	AT91C_MC_FCMD_ERASE_ALL            (0x8) // (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled.
773
#define 	AT91C_MC_FCMD_SET_GP_NVM           (0xB) // (MC) Set General Purpose NVM bits.
774
#define 	AT91C_MC_FCMD_CLR_GP_NVM           (0xD) // (MC) Clear General Purpose NVM bits.
775
#define 	AT91C_MC_FCMD_SET_SECURITY         (0xF) // (MC) Set Security Bit.
776
#define AT91C_MC_PAGEN        (0x3FF <<  8) // (MC) Page Number
777
#define AT91C_MC_KEY          (0xFF << 24) // (MC) Writing Protect Key
778
// -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- 
779
#define AT91C_MC_SECURITY     (0x1 <<  4) // (MC) Security Bit Status
780
#define AT91C_MC_GPNVM0       (0x1 <<  8) // (MC) Sector 0 Lock Status
781
#define AT91C_MC_GPNVM1       (0x1 <<  9) // (MC) Sector 1 Lock Status
782
#define AT91C_MC_GPNVM2       (0x1 << 10) // (MC) Sector 2 Lock Status
783
#define AT91C_MC_GPNVM3       (0x1 << 11) // (MC) Sector 3 Lock Status
784
#define AT91C_MC_GPNVM4       (0x1 << 12) // (MC) Sector 4 Lock Status
785
#define AT91C_MC_GPNVM5       (0x1 << 13) // (MC) Sector 5 Lock Status
786
#define AT91C_MC_GPNVM6       (0x1 << 14) // (MC) Sector 6 Lock Status
787
#define AT91C_MC_GPNVM7       (0x1 << 15) // (MC) Sector 7 Lock Status
788
#define AT91C_MC_LOCKS0       (0x1 << 16) // (MC) Sector 0 Lock Status
789
#define AT91C_MC_LOCKS1       (0x1 << 17) // (MC) Sector 1 Lock Status
790
#define AT91C_MC_LOCKS2       (0x1 << 18) // (MC) Sector 2 Lock Status
791
#define AT91C_MC_LOCKS3       (0x1 << 19) // (MC) Sector 3 Lock Status
792
#define AT91C_MC_LOCKS4       (0x1 << 20) // (MC) Sector 4 Lock Status
793
#define AT91C_MC_LOCKS5       (0x1 << 21) // (MC) Sector 5 Lock Status
794
#define AT91C_MC_LOCKS6       (0x1 << 22) // (MC) Sector 6 Lock Status
795
#define AT91C_MC_LOCKS7       (0x1 << 23) // (MC) Sector 7 Lock Status
796
#define AT91C_MC_LOCKS8       (0x1 << 24) // (MC) Sector 8 Lock Status
797
#define AT91C_MC_LOCKS9       (0x1 << 25) // (MC) Sector 9 Lock Status
798
#define AT91C_MC_LOCKS10      (0x1 << 26) // (MC) Sector 10 Lock Status
799
#define AT91C_MC_LOCKS11      (0x1 << 27) // (MC) Sector 11 Lock Status
800
#define AT91C_MC_LOCKS12      (0x1 << 28) // (MC) Sector 12 Lock Status
801
#define AT91C_MC_LOCKS13      (0x1 << 29) // (MC) Sector 13 Lock Status
802
#define AT91C_MC_LOCKS14      (0x1 << 30) // (MC) Sector 14 Lock Status
803
#define AT91C_MC_LOCKS15      (0x1 << 31) // (MC) Sector 15 Lock Status
804

    
805
// *****************************************************************************
806
//              SOFTWARE API DEFINITION  FOR Serial Parallel Interface
807
// *****************************************************************************
808
#ifndef __ASSEMBLY__
809
typedef struct _AT91S_SPI {
810
	AT91_REG	 SPI_CR; 	// Control Register
811
	AT91_REG	 SPI_MR; 	// Mode Register
812
	AT91_REG	 SPI_RDR; 	// Receive Data Register
813
	AT91_REG	 SPI_TDR; 	// Transmit Data Register
814
	AT91_REG	 SPI_SR; 	// Status Register
815
	AT91_REG	 SPI_IER; 	// Interrupt Enable Register
816
	AT91_REG	 SPI_IDR; 	// Interrupt Disable Register
817
	AT91_REG	 SPI_IMR; 	// Interrupt Mask Register
818
	AT91_REG	 Reserved0[4]; 	// 
819
	AT91_REG	 SPI_CSR[4]; 	// Chip Select Register
820
	AT91_REG	 Reserved1[48]; 	// 
821
	AT91_REG	 SPI_RPR; 	// Receive Pointer Register
822
	AT91_REG	 SPI_RCR; 	// Receive Counter Register
823
	AT91_REG	 SPI_TPR; 	// Transmit Pointer Register
824
	AT91_REG	 SPI_TCR; 	// Transmit Counter Register
825
	AT91_REG	 SPI_RNPR; 	// Receive Next Pointer Register
826
	AT91_REG	 SPI_RNCR; 	// Receive Next Counter Register
827
	AT91_REG	 SPI_TNPR; 	// Transmit Next Pointer Register
828
	AT91_REG	 SPI_TNCR; 	// Transmit Next Counter Register
829
	AT91_REG	 SPI_PTCR; 	// PDC Transfer Control Register
830
	AT91_REG	 SPI_PTSR; 	// PDC Transfer Status Register
831
} AT91S_SPI, *AT91PS_SPI;
832
#else
833
#define SPI_CR          (AT91_CAST(AT91_REG *) 	0x00000000) // (SPI_CR) Control Register
834
#define SPI_MR          (AT91_CAST(AT91_REG *) 	0x00000004) // (SPI_MR) Mode Register
835
#define SPI_RDR         (AT91_CAST(AT91_REG *) 	0x00000008) // (SPI_RDR) Receive Data Register
836
#define SPI_TDR         (AT91_CAST(AT91_REG *) 	0x0000000C) // (SPI_TDR) Transmit Data Register
837
#define SPI_SR          (AT91_CAST(AT91_REG *) 	0x00000010) // (SPI_SR) Status Register
838
#define SPI_IER         (AT91_CAST(AT91_REG *) 	0x00000014) // (SPI_IER) Interrupt Enable Register
839
#define SPI_IDR         (AT91_CAST(AT91_REG *) 	0x00000018) // (SPI_IDR) Interrupt Disable Register
840
#define SPI_IMR         (AT91_CAST(AT91_REG *) 	0x0000001C) // (SPI_IMR) Interrupt Mask Register
841
#define SPI_CSR         (AT91_CAST(AT91_REG *) 	0x00000030) // (SPI_CSR) Chip Select Register
842

    
843
#endif
844
// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- 
845
#define AT91C_SPI_SPIEN       (0x1 <<  0) // (SPI) SPI Enable
846
#define AT91C_SPI_SPIDIS      (0x1 <<  1) // (SPI) SPI Disable
847
#define AT91C_SPI_SWRST       (0x1 <<  7) // (SPI) SPI Software reset
848
#define AT91C_SPI_LASTXFER    (0x1 << 24) // (SPI) SPI Last Transfer
849
// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- 
850
#define AT91C_SPI_MSTR        (0x1 <<  0) // (SPI) Master/Slave Mode
851
#define AT91C_SPI_PS          (0x1 <<  1) // (SPI) Peripheral Select
852
#define 	AT91C_SPI_PS_FIXED                (0x0 <<  1) // (SPI) Fixed Peripheral Select
853
#define 	AT91C_SPI_PS_VARIABLE             (0x1 <<  1) // (SPI) Variable Peripheral Select
854
#define AT91C_SPI_PCSDEC      (0x1 <<  2) // (SPI) Chip Select Decode
855
#define AT91C_SPI_FDIV        (0x1 <<  3) // (SPI) Clock Selection
856
#define AT91C_SPI_MODFDIS     (0x1 <<  4) // (SPI) Mode Fault Detection
857
#define AT91C_SPI_LLB         (0x1 <<  7) // (SPI) Clock Selection
858
#define AT91C_SPI_PCS         (0xF << 16) // (SPI) Peripheral Chip Select
859
#define AT91C_SPI_DLYBCS      (0xFF << 24) // (SPI) Delay Between Chip Selects
860
// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- 
861
#define AT91C_SPI_RD          (0xFFFF <<  0) // (SPI) Receive Data
862
#define AT91C_SPI_RPCS        (0xF << 16) // (SPI) Peripheral Chip Select Status
863
// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- 
864
#define AT91C_SPI_TD          (0xFFFF <<  0) // (SPI) Transmit Data
865
#define AT91C_SPI_TPCS        (0xF << 16) // (SPI) Peripheral Chip Select Status
866
// -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- 
867
#define AT91C_SPI_RDRF        (0x1 <<  0) // (SPI) Receive Data Register Full
868
#define AT91C_SPI_TDRE        (0x1 <<  1) // (SPI) Transmit Data Register Empty
869
#define AT91C_SPI_MODF        (0x1 <<  2) // (SPI) Mode Fault Error
870
#define AT91C_SPI_OVRES       (0x1 <<  3) // (SPI) Overrun Error Status
871
#define AT91C_SPI_ENDRX       (0x1 <<  4) // (SPI) End of Receiver Transfer
872
#define AT91C_SPI_ENDTX       (0x1 <<  5) // (SPI) End of Receiver Transfer
873
#define AT91C_SPI_RXBUFF      (0x1 <<  6) // (SPI) RXBUFF Interrupt
874
#define AT91C_SPI_TXBUFE      (0x1 <<  7) // (SPI) TXBUFE Interrupt
875
#define AT91C_SPI_NSSR        (0x1 <<  8) // (SPI) NSSR Interrupt
876
#define AT91C_SPI_TXEMPTY     (0x1 <<  9) // (SPI) TXEMPTY Interrupt
877
#define AT91C_SPI_SPIENS      (0x1 << 16) // (SPI) Enable Status
878
// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- 
879
// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- 
880
// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- 
881
// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- 
882
#define AT91C_SPI_CPOL        (0x1 <<  0) // (SPI) Clock Polarity
883
#define AT91C_SPI_NCPHA       (0x1 <<  1) // (SPI) Clock Phase
884
#define AT91C_SPI_CSAAT       (0x1 <<  3) // (SPI) Chip Select Active After Transfer
885
#define AT91C_SPI_BITS        (0xF <<  4) // (SPI) Bits Per Transfer
886
#define 	AT91C_SPI_BITS_8                    (0x0 <<  4) // (SPI) 8 Bits Per transfer
887
#define 	AT91C_SPI_BITS_9                    (0x1 <<  4) // (SPI) 9 Bits Per transfer
888
#define 	AT91C_SPI_BITS_10                   (0x2 <<  4) // (SPI) 10 Bits Per transfer
889
#define 	AT91C_SPI_BITS_11                   (0x3 <<  4) // (SPI) 11 Bits Per transfer
890
#define 	AT91C_SPI_BITS_12                   (0x4 <<  4) // (SPI) 12 Bits Per transfer
891
#define 	AT91C_SPI_BITS_13                   (0x5 <<  4) // (SPI) 13 Bits Per transfer
892
#define 	AT91C_SPI_BITS_14                   (0x6 <<  4) // (SPI) 14 Bits Per transfer
893
#define 	AT91C_SPI_BITS_15                   (0x7 <<  4) // (SPI) 15 Bits Per transfer
894
#define 	AT91C_SPI_BITS_16                   (0x8 <<  4) // (SPI) 16 Bits Per transfer
895
#define AT91C_SPI_SCBR        (0xFF <<  8) // (SPI) Serial Clock Baud Rate
896
#define AT91C_SPI_DLYBS       (0xFF << 16) // (SPI) Delay Before SPCK
897
#define AT91C_SPI_DLYBCT      (0xFF << 24) // (SPI) Delay Between Consecutive Transfers
898

    
899
// *****************************************************************************
900
//              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor
901
// *****************************************************************************
902
#ifndef __ASSEMBLY__
903
typedef struct _AT91S_ADC {
904
	AT91_REG	 ADC_CR; 	// ADC Control Register
905
	AT91_REG	 ADC_MR; 	// ADC Mode Register
906
	AT91_REG	 Reserved0[2]; 	// 
907
	AT91_REG	 ADC_CHER; 	// ADC Channel Enable Register
908
	AT91_REG	 ADC_CHDR; 	// ADC Channel Disable Register
909
	AT91_REG	 ADC_CHSR; 	// ADC Channel Status Register
910
	AT91_REG	 ADC_SR; 	// ADC Status Register
911
	AT91_REG	 ADC_LCDR; 	// ADC Last Converted Data Register
912
	AT91_REG	 ADC_IER; 	// ADC Interrupt Enable Register
913
	AT91_REG	 ADC_IDR; 	// ADC Interrupt Disable Register
914
	AT91_REG	 ADC_IMR; 	// ADC Interrupt Mask Register
915
	AT91_REG	 ADC_CDR0; 	// ADC Channel Data Register 0
916
	AT91_REG	 ADC_CDR1; 	// ADC Channel Data Register 1
917
	AT91_REG	 ADC_CDR2; 	// ADC Channel Data Register 2
918
	AT91_REG	 ADC_CDR3; 	// ADC Channel Data Register 3
919
	AT91_REG	 ADC_CDR4; 	// ADC Channel Data Register 4
920
	AT91_REG	 ADC_CDR5; 	// ADC Channel Data Register 5
921
	AT91_REG	 ADC_CDR6; 	// ADC Channel Data Register 6
922
	AT91_REG	 ADC_CDR7; 	// ADC Channel Data Register 7
923
	AT91_REG	 Reserved1[44]; 	// 
924
	AT91_REG	 ADC_RPR; 	// Receive Pointer Register
925
	AT91_REG	 ADC_RCR; 	// Receive Counter Register
926
	AT91_REG	 ADC_TPR; 	// Transmit Pointer Register
927
	AT91_REG	 ADC_TCR; 	// Transmit Counter Register
928
	AT91_REG	 ADC_RNPR; 	// Receive Next Pointer Register
929
	AT91_REG	 ADC_RNCR; 	// Receive Next Counter Register
930
	AT91_REG	 ADC_TNPR; 	// Transmit Next Pointer Register
931
	AT91_REG	 ADC_TNCR; 	// Transmit Next Counter Register
932
	AT91_REG	 ADC_PTCR; 	// PDC Transfer Control Register
933
	AT91_REG	 ADC_PTSR; 	// PDC Transfer Status Register
934
} AT91S_ADC, *AT91PS_ADC;
935
#else
936
#define ADC_CR          (AT91_CAST(AT91_REG *) 	0x00000000) // (ADC_CR) ADC Control Register
937
#define ADC_MR          (AT91_CAST(AT91_REG *) 	0x00000004) // (ADC_MR) ADC Mode Register
938
#define ADC_CHER        (AT91_CAST(AT91_REG *) 	0x00000010) // (ADC_CHER) ADC Channel Enable Register
939
#define ADC_CHDR        (AT91_CAST(AT91_REG *) 	0x00000014) // (ADC_CHDR) ADC Channel Disable Register
940
#define ADC_CHSR        (AT91_CAST(AT91_REG *) 	0x00000018) // (ADC_CHSR) ADC Channel Status Register
941
#define ADC_SR          (AT91_CAST(AT91_REG *) 	0x0000001C) // (ADC_SR) ADC Status Register
942
#define ADC_LCDR        (AT91_CAST(AT91_REG *) 	0x00000020) // (ADC_LCDR) ADC Last Converted Data Register
943
#define ADC_IER         (AT91_CAST(AT91_REG *) 	0x00000024) // (ADC_IER) ADC Interrupt Enable Register
944
#define ADC_IDR         (AT91_CAST(AT91_REG *) 	0x00000028) // (ADC_IDR) ADC Interrupt Disable Register
945
#define ADC_IMR         (AT91_CAST(AT91_REG *) 	0x0000002C) // (ADC_IMR) ADC Interrupt Mask Register
946
#define ADC_CDR0        (AT91_CAST(AT91_REG *) 	0x00000030) // (ADC_CDR0) ADC Channel Data Register 0
947
#define ADC_CDR1        (AT91_CAST(AT91_REG *) 	0x00000034) // (ADC_CDR1) ADC Channel Data Register 1
948
#define ADC_CDR2        (AT91_CAST(AT91_REG *) 	0x00000038) // (ADC_CDR2) ADC Channel Data Register 2
949
#define ADC_CDR3        (AT91_CAST(AT91_REG *) 	0x0000003C) // (ADC_CDR3) ADC Channel Data Register 3
950
#define ADC_CDR4        (AT91_CAST(AT91_REG *) 	0x00000040) // (ADC_CDR4) ADC Channel Data Register 4
951
#define ADC_CDR5        (AT91_CAST(AT91_REG *) 	0x00000044) // (ADC_CDR5) ADC Channel Data Register 5
952
#define ADC_CDR6        (AT91_CAST(AT91_REG *) 	0x00000048) // (ADC_CDR6) ADC Channel Data Register 6
953
#define ADC_CDR7        (AT91_CAST(AT91_REG *) 	0x0000004C) // (ADC_CDR7) ADC Channel Data Register 7
954

    
955
#endif
956
// -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- 
957
#define AT91C_ADC_SWRST       (0x1 <<  0) // (ADC) Software Reset
958
#define AT91C_ADC_START       (0x1 <<  1) // (ADC) Start Conversion
959
// -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- 
960
#define AT91C_ADC_TRGEN       (0x1 <<  0) // (ADC) Trigger Enable
961
#define 	AT91C_ADC_TRGEN_DIS                  (0x0) // (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software
962
#define 	AT91C_ADC_TRGEN_EN                   (0x1) // (ADC) Hardware trigger selected by TRGSEL field is enabled.
963
#define AT91C_ADC_TRGSEL      (0x7 <<  1) // (ADC) Trigger Selection
964
#define 	AT91C_ADC_TRGSEL_TIOA0                (0x0 <<  1) // (ADC) Selected TRGSEL = TIAO0
965
#define 	AT91C_ADC_TRGSEL_TIOA1                (0x1 <<  1) // (ADC) Selected TRGSEL = TIAO1
966
#define 	AT91C_ADC_TRGSEL_TIOA2                (0x2 <<  1) // (ADC) Selected TRGSEL = TIAO2
967
#define 	AT91C_ADC_TRGSEL_TIOA3                (0x3 <<  1) // (ADC) Selected TRGSEL = TIAO3
968
#define 	AT91C_ADC_TRGSEL_TIOA4                (0x4 <<  1) // (ADC) Selected TRGSEL = TIAO4
969
#define 	AT91C_ADC_TRGSEL_TIOA5                (0x5 <<  1) // (ADC) Selected TRGSEL = TIAO5
970
#define 	AT91C_ADC_TRGSEL_EXT                  (0x6 <<  1) // (ADC) Selected TRGSEL = External Trigger
971
#define AT91C_ADC_LOWRES      (0x1 <<  4) // (ADC) Resolution.
972
#define 	AT91C_ADC_LOWRES_10_BIT               (0x0 <<  4) // (ADC) 10-bit resolution
973
#define 	AT91C_ADC_LOWRES_8_BIT                (0x1 <<  4) // (ADC) 8-bit resolution
974
#define AT91C_ADC_SLEEP       (0x1 <<  5) // (ADC) Sleep Mode
975
#define 	AT91C_ADC_SLEEP_NORMAL_MODE          (0x0 <<  5) // (ADC) Normal Mode
976
#define 	AT91C_ADC_SLEEP_MODE                 (0x1 <<  5) // (ADC) Sleep Mode
977
#define AT91C_ADC_PRESCAL     (0x3F <<  8) // (ADC) Prescaler rate selection
978
#define AT91C_ADC_STARTUP     (0x1F << 16) // (ADC) Startup Time
979
#define AT91C_ADC_SHTIM       (0xF << 24) // (ADC) Sample & Hold Time
980
// -------- 	ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- 
981
#define AT91C_ADC_CH0         (0x1 <<  0) // (ADC) Channel 0
982
#define AT91C_ADC_CH1         (0x1 <<  1) // (ADC) Channel 1
983
#define AT91C_ADC_CH2         (0x1 <<  2) // (ADC) Channel 2
984
#define AT91C_ADC_CH3         (0x1 <<  3) // (ADC) Channel 3
985
#define AT91C_ADC_CH4         (0x1 <<  4) // (ADC) Channel 4
986
#define AT91C_ADC_CH5         (0x1 <<  5) // (ADC) Channel 5
987
#define AT91C_ADC_CH6         (0x1 <<  6) // (ADC) Channel 6
988
#define AT91C_ADC_CH7         (0x1 <<  7) // (ADC) Channel 7
989
// -------- 	ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- 
990
// -------- 	ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- 
991
// -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- 
992
#define AT91C_ADC_EOC0        (0x1 <<  0) // (ADC) End of Conversion
993
#define AT91C_ADC_EOC1        (0x1 <<  1) // (ADC) End of Conversion
994
#define AT91C_ADC_EOC2        (0x1 <<  2) // (ADC) End of Conversion
995
#define AT91C_ADC_EOC3        (0x1 <<  3) // (ADC) End of Conversion
996
#define AT91C_ADC_EOC4        (0x1 <<  4) // (ADC) End of Conversion
997
#define AT91C_ADC_EOC5        (0x1 <<  5) // (ADC) End of Conversion
998
#define AT91C_ADC_EOC6        (0x1 <<  6) // (ADC) End of Conversion
999
#define AT91C_ADC_EOC7        (0x1 <<  7) // (ADC) End of Conversion
1000
#define AT91C_ADC_OVRE0       (0x1 <<  8) // (ADC) Overrun Error
1001
#define AT91C_ADC_OVRE1       (0x1 <<  9) // (ADC) Overrun Error
1002
#define AT91C_ADC_OVRE2       (0x1 << 10) // (ADC) Overrun Error
1003
#define AT91C_ADC_OVRE3       (0x1 << 11) // (ADC) Overrun Error
1004
#define AT91C_ADC_OVRE4       (0x1 << 12) // (ADC) Overrun Error
1005
#define AT91C_ADC_OVRE5       (0x1 << 13) // (ADC) Overrun Error
1006
#define AT91C_ADC_OVRE6       (0x1 << 14) // (ADC) Overrun Error
1007
#define AT91C_ADC_OVRE7       (0x1 << 15) // (ADC) Overrun Error
1008
#define AT91C_ADC_DRDY        (0x1 << 16) // (ADC) Data Ready
1009
#define AT91C_ADC_GOVRE       (0x1 << 17) // (ADC) General Overrun
1010
#define AT91C_ADC_ENDRX       (0x1 << 18) // (ADC) End of Receiver Transfer
1011
#define AT91C_ADC_RXBUFF      (0x1 << 19) // (ADC) RXBUFF Interrupt
1012
// -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- 
1013
#define AT91C_ADC_LDATA       (0x3FF <<  0) // (ADC) Last Data Converted
1014
// -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- 
1015
// -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- 
1016
// -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- 
1017
// -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- 
1018
#define AT91C_ADC_DATA        (0x3FF <<  0) // (ADC) Converted Data
1019
// -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- 
1020
// -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- 
1021
// -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- 
1022
// -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- 
1023
// -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- 
1024
// -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- 
1025
// -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- 
1026

    
1027
// *****************************************************************************
1028
//              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface
1029
// *****************************************************************************
1030
#ifndef __ASSEMBLY__
1031
typedef struct _AT91S_SSC {
1032
	AT91_REG	 SSC_CR; 	// Control Register
1033
	AT91_REG	 SSC_CMR; 	// Clock Mode Register
1034
	AT91_REG	 Reserved0[2]; 	// 
1035
	AT91_REG	 SSC_RCMR; 	// Receive Clock ModeRegister
1036
	AT91_REG	 SSC_RFMR; 	// Receive Frame Mode Register
1037
	AT91_REG	 SSC_TCMR; 	// Transmit Clock Mode Register
1038
	AT91_REG	 SSC_TFMR; 	// Transmit Frame Mode Register
1039
	AT91_REG	 SSC_RHR; 	// Receive Holding Register
1040
	AT91_REG	 SSC_THR; 	// Transmit Holding Register
1041
	AT91_REG	 Reserved1[2]; 	// 
1042
	AT91_REG	 SSC_RSHR; 	// Receive Sync Holding Register
1043
	AT91_REG	 SSC_TSHR; 	// Transmit Sync Holding Register
1044
	AT91_REG	 Reserved2[2]; 	// 
1045
	AT91_REG	 SSC_SR; 	// Status Register
1046
	AT91_REG	 SSC_IER; 	// Interrupt Enable Register
1047
	AT91_REG	 SSC_IDR; 	// Interrupt Disable Register
1048
	AT91_REG	 SSC_IMR; 	// Interrupt Mask Register
1049
	AT91_REG	 Reserved3[44]; 	// 
1050
	AT91_REG	 SSC_RPR; 	// Receive Pointer Register
1051
	AT91_REG	 SSC_RCR; 	// Receive Counter Register
1052
	AT91_REG	 SSC_TPR; 	// Transmit Pointer Register
1053
	AT91_REG	 SSC_TCR; 	// Transmit Counter Register
1054
	AT91_REG	 SSC_RNPR; 	// Receive Next Pointer Register
1055
	AT91_REG	 SSC_RNCR; 	// Receive Next Counter Register
1056
	AT91_REG	 SSC_TNPR; 	// Transmit Next Pointer Register
1057
	AT91_REG	 SSC_TNCR; 	// Transmit Next Counter Register
1058
	AT91_REG	 SSC_PTCR; 	// PDC Transfer Control Register
1059
	AT91_REG	 SSC_PTSR; 	// PDC Transfer Status Register
1060
} AT91S_SSC, *AT91PS_SSC;
1061
#else
1062
#define SSC_CR          (AT91_CAST(AT91_REG *) 	0x00000000) // (SSC_CR) Control Register
1063
#define SSC_CMR         (AT91_CAST(AT91_REG *) 	0x00000004) // (SSC_CMR) Clock Mode Register
1064
#define SSC_RCMR        (AT91_CAST(AT91_REG *) 	0x00000010) // (SSC_RCMR) Receive Clock ModeRegister
1065
#define SSC_RFMR        (AT91_CAST(AT91_REG *) 	0x00000014) // (SSC_RFMR) Receive Frame Mode Register
1066
#define SSC_TCMR        (AT91_CAST(AT91_REG *) 	0x00000018) // (SSC_TCMR) Transmit Clock Mode Register
1067
#define SSC_TFMR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (SSC_TFMR) Transmit Frame Mode Register
1068
#define SSC_RHR         (AT91_CAST(AT91_REG *) 	0x00000020) // (SSC_RHR) Receive Holding Register
1069
#define SSC_THR         (AT91_CAST(AT91_REG *) 	0x00000024) // (SSC_THR) Transmit Holding Register
1070
#define SSC_RSHR        (AT91_CAST(AT91_REG *) 	0x00000030) // (SSC_RSHR) Receive Sync Holding Register
1071
#define SSC_TSHR        (AT91_CAST(AT91_REG *) 	0x00000034) // (SSC_TSHR) Transmit Sync Holding Register
1072
#define SSC_SR          (AT91_CAST(AT91_REG *) 	0x00000040) // (SSC_SR) Status Register
1073
#define SSC_IER         (AT91_CAST(AT91_REG *) 	0x00000044) // (SSC_IER) Interrupt Enable Register
1074
#define SSC_IDR         (AT91_CAST(AT91_REG *) 	0x00000048) // (SSC_IDR) Interrupt Disable Register
1075
#define SSC_IMR         (AT91_CAST(AT91_REG *) 	0x0000004C) // (SSC_IMR) Interrupt Mask Register
1076

    
1077
#endif
1078
// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- 
1079
#define AT91C_SSC_RXEN        (0x1 <<  0) // (SSC) Receive Enable
1080
#define AT91C_SSC_RXDIS       (0x1 <<  1) // (SSC) Receive Disable
1081
#define AT91C_SSC_TXEN        (0x1 <<  8) // (SSC) Transmit Enable
1082
#define AT91C_SSC_TXDIS       (0x1 <<  9) // (SSC) Transmit Disable
1083
#define AT91C_SSC_SWRST       (0x1 << 15) // (SSC) Software Reset
1084
// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- 
1085
#define AT91C_SSC_CKS         (0x3 <<  0) // (SSC) Receive/Transmit Clock Selection
1086
#define 	AT91C_SSC_CKS_DIV                  (0x0) // (SSC) Divided Clock
1087
#define 	AT91C_SSC_CKS_TK                   (0x1) // (SSC) TK Clock signal
1088
#define 	AT91C_SSC_CKS_RK                   (0x2) // (SSC) RK pin
1089
#define AT91C_SSC_CKO         (0x7 <<  2) // (SSC) Receive/Transmit Clock Output Mode Selection
1090
#define 	AT91C_SSC_CKO_NONE                 (0x0 <<  2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only
1091
#define 	AT91C_SSC_CKO_CONTINOUS            (0x1 <<  2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output
1092
#define 	AT91C_SSC_CKO_DATA_TX              (0x2 <<  2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output
1093
#define AT91C_SSC_CKI         (0x1 <<  5) // (SSC) Receive/Transmit Clock Inversion
1094
#define AT91C_SSC_START       (0xF <<  8) // (SSC) Receive/Transmit Start Selection
1095
#define 	AT91C_SSC_START_CONTINOUS            (0x0 <<  8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.
1096
#define 	AT91C_SSC_START_TX                   (0x1 <<  8) // (SSC) Transmit/Receive start
1097
#define 	AT91C_SSC_START_LOW_RF               (0x2 <<  8) // (SSC) Detection of a low level on RF input
1098
#define 	AT91C_SSC_START_HIGH_RF              (0x3 <<  8) // (SSC) Detection of a high level on RF input
1099
#define 	AT91C_SSC_START_FALL_RF              (0x4 <<  8) // (SSC) Detection of a falling edge on RF input
1100
#define 	AT91C_SSC_START_RISE_RF              (0x5 <<  8) // (SSC) Detection of a rising edge on RF input
1101
#define 	AT91C_SSC_START_LEVEL_RF             (0x6 <<  8) // (SSC) Detection of any level change on RF input
1102
#define 	AT91C_SSC_START_EDGE_RF              (0x7 <<  8) // (SSC) Detection of any edge on RF input
1103
#define 	AT91C_SSC_START_0                    (0x8 <<  8) // (SSC) Compare 0
1104
#define AT91C_SSC_STTDLY      (0xFF << 16) // (SSC) Receive/Transmit Start Delay
1105
#define AT91C_SSC_PERIOD      (0xFF << 24) // (SSC) Receive/Transmit Period Divider Selection
1106
// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- 
1107
#define AT91C_SSC_DATLEN      (0x1F <<  0) // (SSC) Data Length
1108
#define AT91C_SSC_LOOP        (0x1 <<  5) // (SSC) Loop Mode
1109
#define AT91C_SSC_MSBF        (0x1 <<  7) // (SSC) Most Significant Bit First
1110
#define AT91C_SSC_DATNB       (0xF <<  8) // (SSC) Data Number per Frame
1111
#define AT91C_SSC_FSLEN       (0xF << 16) // (SSC) Receive/Transmit Frame Sync length
1112
#define AT91C_SSC_FSOS        (0x7 << 20) // (SSC) Receive/Transmit Frame Sync Output Selection
1113
#define 	AT91C_SSC_FSOS_NONE                 (0x0 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only
1114
#define 	AT91C_SSC_FSOS_NEGATIVE             (0x1 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse
1115
#define 	AT91C_SSC_FSOS_POSITIVE             (0x2 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse
1116
#define 	AT91C_SSC_FSOS_LOW                  (0x3 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer
1117
#define 	AT91C_SSC_FSOS_HIGH                 (0x4 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer
1118
#define 	AT91C_SSC_FSOS_TOGGLE               (0x5 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer
1119
#define AT91C_SSC_FSEDGE      (0x1 << 24) // (SSC) Frame Sync Edge Detection
1120
// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- 
1121
// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- 
1122
#define AT91C_SSC_DATDEF      (0x1 <<  5) // (SSC) Data Default Value
1123
#define AT91C_SSC_FSDEN       (0x1 << 23) // (SSC) Frame Sync Data Enable
1124
// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- 
1125
#define AT91C_SSC_TXRDY       (0x1 <<  0) // (SSC) Transmit Ready
1126
#define AT91C_SSC_TXEMPTY     (0x1 <<  1) // (SSC) Transmit Empty
1127
#define AT91C_SSC_ENDTX       (0x1 <<  2) // (SSC) End Of Transmission
1128
#define AT91C_SSC_TXBUFE      (0x1 <<  3) // (SSC) Transmit Buffer Empty
1129
#define AT91C_SSC_RXRDY       (0x1 <<  4) // (SSC) Receive Ready
1130
#define AT91C_SSC_OVRUN       (0x1 <<  5) // (SSC) Receive Overrun
1131
#define AT91C_SSC_ENDRX       (0x1 <<  6) // (SSC) End of Reception
1132
#define AT91C_SSC_RXBUFF      (0x1 <<  7) // (SSC) Receive Buffer Full
1133
#define AT91C_SSC_TXSYN       (0x1 << 10) // (SSC) Transmit Sync
1134
#define AT91C_SSC_RXSYN       (0x1 << 11) // (SSC) Receive Sync
1135
#define AT91C_SSC_TXENA       (0x1 << 16) // (SSC) Transmit Enable
1136
#define AT91C_SSC_RXENA       (0x1 << 17) // (SSC) Receive Enable
1137
// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- 
1138
// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- 
1139
// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- 
1140

    
1141
// *****************************************************************************
1142
//              SOFTWARE API DEFINITION  FOR Usart
1143
// *****************************************************************************
1144
#ifndef __ASSEMBLY__
1145
typedef struct _AT91S_USART {
1146
	AT91_REG	 US_CR; 	// Control Register
1147
	AT91_REG	 US_MR; 	// Mode Register
1148
	AT91_REG	 US_IER; 	// Interrupt Enable Register
1149
	AT91_REG	 US_IDR; 	// Interrupt Disable Register
1150
	AT91_REG	 US_IMR; 	// Interrupt Mask Register
1151
	AT91_REG	 US_CSR; 	// Channel Status Register
1152
	AT91_REG	 US_RHR; 	// Receiver Holding Register
1153
	AT91_REG	 US_THR; 	// Transmitter Holding Register
1154
	AT91_REG	 US_BRGR; 	// Baud Rate Generator Register
1155
	AT91_REG	 US_RTOR; 	// Receiver Time-out Register
1156
	AT91_REG	 US_TTGR; 	// Transmitter Time-guard Register
1157
	AT91_REG	 Reserved0[5]; 	// 
1158
	AT91_REG	 US_FIDI; 	// FI_DI_Ratio Register
1159
	AT91_REG	 US_NER; 	// Nb Errors Register
1160
	AT91_REG	 Reserved1[1]; 	// 
1161
	AT91_REG	 US_IF; 	// IRDA_FILTER Register
1162
	AT91_REG	 Reserved2[44]; 	// 
1163
	AT91_REG	 US_RPR; 	// Receive Pointer Register
1164
	AT91_REG	 US_RCR; 	// Receive Counter Register
1165
	AT91_REG	 US_TPR; 	// Transmit Pointer Register
1166
	AT91_REG	 US_TCR; 	// Transmit Counter Register
1167
	AT91_REG	 US_RNPR; 	// Receive Next Pointer Register
1168
	AT91_REG	 US_RNCR; 	// Receive Next Counter Register
1169
	AT91_REG	 US_TNPR; 	// Transmit Next Pointer Register
1170
	AT91_REG	 US_TNCR; 	// Transmit Next Counter Register
1171
	AT91_REG	 US_PTCR; 	// PDC Transfer Control Register
1172
	AT91_REG	 US_PTSR; 	// PDC Transfer Status Register
1173
} AT91S_USART, *AT91PS_USART;
1174
#else
1175
#define US_CR           (AT91_CAST(AT91_REG *) 	0x00000000) // (US_CR) Control Register
1176
#define US_MR           (AT91_CAST(AT91_REG *) 	0x00000004) // (US_MR) Mode Register
1177
#define US_IER          (AT91_CAST(AT91_REG *) 	0x00000008) // (US_IER) Interrupt Enable Register
1178
#define US_IDR          (AT91_CAST(AT91_REG *) 	0x0000000C) // (US_IDR) Interrupt Disable Register
1179
#define US_IMR          (AT91_CAST(AT91_REG *) 	0x00000010) // (US_IMR) Interrupt Mask Register
1180
#define US_CSR          (AT91_CAST(AT91_REG *) 	0x00000014) // (US_CSR) Channel Status Register
1181
#define US_RHR          (AT91_CAST(AT91_REG *) 	0x00000018) // (US_RHR) Receiver Holding Register
1182
#define US_THR          (AT91_CAST(AT91_REG *) 	0x0000001C) // (US_THR) Transmitter Holding Register
1183
#define US_BRGR         (AT91_CAST(AT91_REG *) 	0x00000020) // (US_BRGR) Baud Rate Generator Register
1184
#define US_RTOR         (AT91_CAST(AT91_REG *) 	0x00000024) // (US_RTOR) Receiver Time-out Register
1185
#define US_TTGR         (AT91_CAST(AT91_REG *) 	0x00000028) // (US_TTGR) Transmitter Time-guard Register
1186
#define US_FIDI         (AT91_CAST(AT91_REG *) 	0x00000040) // (US_FIDI) FI_DI_Ratio Register
1187
#define US_NER          (AT91_CAST(AT91_REG *) 	0x00000044) // (US_NER) Nb Errors Register
1188
#define US_IF           (AT91_CAST(AT91_REG *) 	0x0000004C) // (US_IF) IRDA_FILTER Register
1189

    
1190
#endif
1191
// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- 
1192
#define AT91C_US_STTBRK       (0x1 <<  9) // (USART) Start Break
1193
#define AT91C_US_STPBRK       (0x1 << 10) // (USART) Stop Break
1194
#define AT91C_US_STTTO        (0x1 << 11) // (USART) Start Time-out
1195
#define AT91C_US_SENDA        (0x1 << 12) // (USART) Send Address
1196
#define AT91C_US_RSTIT        (0x1 << 13) // (USART) Reset Iterations
1197
#define AT91C_US_RSTNACK      (0x1 << 14) // (USART) Reset Non Acknowledge
1198
#define AT91C_US_RETTO        (0x1 << 15) // (USART) Rearm Time-out
1199
#define AT91C_US_DTREN        (0x1 << 16) // (USART) Data Terminal ready Enable
1200
#define AT91C_US_DTRDIS       (0x1 << 17) // (USART) Data Terminal ready Disable
1201
#define AT91C_US_RTSEN        (0x1 << 18) // (USART) Request to Send enable
1202
#define AT91C_US_RTSDIS       (0x1 << 19) // (USART) Request to Send Disable
1203
// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- 
1204
#define AT91C_US_USMODE       (0xF <<  0) // (USART) Usart mode
1205
#define 	AT91C_US_USMODE_NORMAL               (0x0) // (USART) Normal
1206
#define 	AT91C_US_USMODE_RS485                (0x1) // (USART) RS485
1207
#define 	AT91C_US_USMODE_HWHSH                (0x2) // (USART) Hardware Handshaking
1208
#define 	AT91C_US_USMODE_MODEM                (0x3) // (USART) Modem
1209
#define 	AT91C_US_USMODE_ISO7816_0            (0x4) // (USART) ISO7816 protocol: T = 0
1210
#define 	AT91C_US_USMODE_ISO7816_1            (0x6) // (USART) ISO7816 protocol: T = 1
1211
#define 	AT91C_US_USMODE_IRDA                 (0x8) // (USART) IrDA
1212
#define 	AT91C_US_USMODE_SWHSH                (0xC) // (USART) Software Handshaking
1213
#define AT91C_US_CLKS         (0x3 <<  4) // (USART) Clock Selection (Baud Rate generator Input Clock
1214
#define 	AT91C_US_CLKS_CLOCK                (0x0 <<  4) // (USART) Clock
1215
#define 	AT91C_US_CLKS_FDIV1                (0x1 <<  4) // (USART) fdiv1
1216
#define 	AT91C_US_CLKS_SLOW                 (0x2 <<  4) // (USART) slow_clock (ARM)
1217
#define 	AT91C_US_CLKS_EXT                  (0x3 <<  4) // (USART) External (SCK)
1218
#define AT91C_US_CHRL         (0x3 <<  6) // (USART) Clock Selection (Baud Rate generator Input Clock
1219
#define 	AT91C_US_CHRL_5_BITS               (0x0 <<  6) // (USART) Character Length: 5 bits
1220
#define 	AT91C_US_CHRL_6_BITS               (0x1 <<  6) // (USART) Character Length: 6 bits
1221
#define 	AT91C_US_CHRL_7_BITS               (0x2 <<  6) // (USART) Character Length: 7 bits
1222
#define 	AT91C_US_CHRL_8_BITS               (0x3 <<  6) // (USART) Character Length: 8 bits
1223
#define AT91C_US_SYNC         (0x1 <<  8) // (USART) Synchronous Mode Select
1224
#define AT91C_US_NBSTOP       (0x3 << 12) // (USART) Number of Stop bits
1225
#define 	AT91C_US_NBSTOP_1_BIT                (0x0 << 12) // (USART) 1 stop bit
1226
#define 	AT91C_US_NBSTOP_15_BIT               (0x1 << 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits
1227
#define 	AT91C_US_NBSTOP_2_BIT                (0x2 << 12) // (USART) 2 stop bits
1228
#define AT91C_US_MSBF         (0x1 << 16) // (USART) Bit Order
1229
#define AT91C_US_MODE9        (0x1 << 17) // (USART) 9-bit Character length
1230
#define AT91C_US_CKLO         (0x1 << 18) // (USART) Clock Output Select
1231
#define AT91C_US_OVER         (0x1 << 19) // (USART) Over Sampling Mode
1232
#define AT91C_US_INACK        (0x1 << 20) // (USART) Inhibit Non Acknowledge
1233
#define AT91C_US_DSNACK       (0x1 << 21) // (USART) Disable Successive NACK
1234
#define AT91C_US_MAX_ITER     (0x1 << 24) // (USART) Number of Repetitions
1235
#define AT91C_US_FILTER       (0x1 << 28) // (USART) Receive Line Filter
1236
// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- 
1237
#define AT91C_US_RXBRK        (0x1 <<  2) // (USART) Break Received/End of Break
1238
#define AT91C_US_TIMEOUT      (0x1 <<  8) // (USART) Receiver Time-out
1239
#define AT91C_US_ITERATION    (0x1 << 10) // (USART) Max number of Repetitions Reached
1240
#define AT91C_US_NACK         (0x1 << 13) // (USART) Non Acknowledge
1241
#define AT91C_US_RIIC         (0x1 << 16) // (USART) Ring INdicator Input Change Flag
1242
#define AT91C_US_DSRIC        (0x1 << 17) // (USART) Data Set Ready Input Change Flag
1243
#define AT91C_US_DCDIC        (0x1 << 18) // (USART) Data Carrier Flag
1244
#define AT91C_US_CTSIC        (0x1 << 19) // (USART) Clear To Send Input Change Flag
1245
// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- 
1246
// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- 
1247
// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- 
1248
#define AT91C_US_RI           (0x1 << 20) // (USART) Image of RI Input
1249
#define AT91C_US_DSR          (0x1 << 21) // (USART) Image of DSR Input
1250
#define AT91C_US_DCD          (0x1 << 22) // (USART) Image of DCD Input
1251
#define AT91C_US_CTS          (0x1 << 23) // (USART) Image of CTS Input
1252

    
1253
// *****************************************************************************
1254
//              SOFTWARE API DEFINITION  FOR Two-wire Interface
1255
// *****************************************************************************
1256
#ifndef __ASSEMBLY__
1257
typedef struct _AT91S_TWI {
1258
	AT91_REG	 TWI_CR; 	// Control Register
1259
	AT91_REG	 TWI_MMR; 	// Master Mode Register
1260
	AT91_REG	 Reserved0[1]; 	// 
1261
	AT91_REG	 TWI_IADR; 	// Internal Address Register
1262
	AT91_REG	 TWI_CWGR; 	// Clock Waveform Generator Register
1263
	AT91_REG	 Reserved1[3]; 	// 
1264
	AT91_REG	 TWI_SR; 	// Status Register
1265
	AT91_REG	 TWI_IER; 	// Interrupt Enable Register
1266
	AT91_REG	 TWI_IDR; 	// Interrupt Disable Register
1267
	AT91_REG	 TWI_IMR; 	// Interrupt Mask Register
1268
	AT91_REG	 TWI_RHR; 	// Receive Holding Register
1269
	AT91_REG	 TWI_THR; 	// Transmit Holding Register
1270
	AT91_REG	 Reserved2[50]; 	// 
1271
	AT91_REG	 TWI_RPR; 	// Receive Pointer Register
1272
	AT91_REG	 TWI_RCR; 	// Receive Counter Register
1273
	AT91_REG	 TWI_TPR; 	// Transmit Pointer Register
1274
	AT91_REG	 TWI_TCR; 	// Transmit Counter Register
1275
	AT91_REG	 TWI_RNPR; 	// Receive Next Pointer Register
1276
	AT91_REG	 TWI_RNCR; 	// Receive Next Counter Register
1277
	AT91_REG	 TWI_TNPR; 	// Transmit Next Pointer Register
1278
	AT91_REG	 TWI_TNCR; 	// Transmit Next Counter Register
1279
	AT91_REG	 TWI_PTCR; 	// PDC Transfer Control Register
1280
	AT91_REG	 TWI_PTSR; 	// PDC Transfer Status Register
1281
} AT91S_TWI, *AT91PS_TWI;
1282
#else
1283
#define TWI_CR          (AT91_CAST(AT91_REG *) 	0x00000000) // (TWI_CR) Control Register
1284
#define TWI_MMR         (AT91_CAST(AT91_REG *) 	0x00000004) // (TWI_MMR) Master Mode Register
1285
#define TWI_IADR        (AT91_CAST(AT91_REG *) 	0x0000000C) // (TWI_IADR) Internal Address Register
1286
#define TWI_CWGR        (AT91_CAST(AT91_REG *) 	0x00000010) // (TWI_CWGR) Clock Waveform Generator Register
1287
#define TWI_SR          (AT91_CAST(AT91_REG *) 	0x00000020) // (TWI_SR) Status Register
1288
#define TWI_IER         (AT91_CAST(AT91_REG *) 	0x00000024) // (TWI_IER) Interrupt Enable Register
1289
#define TWI_IDR         (AT91_CAST(AT91_REG *) 	0x00000028) // (TWI_IDR) Interrupt Disable Register
1290
#define TWI_IMR         (AT91_CAST(AT91_REG *) 	0x0000002C) // (TWI_IMR) Interrupt Mask Register
1291
#define TWI_RHR         (AT91_CAST(AT91_REG *) 	0x00000030) // (TWI_RHR) Receive Holding Register
1292
#define TWI_THR         (AT91_CAST(AT91_REG *) 	0x00000034) // (TWI_THR) Transmit Holding Register
1293

    
1294
#endif
1295
// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- 
1296
#define AT91C_TWI_START       (0x1 <<  0) // (TWI) Send a START Condition
1297
#define AT91C_TWI_STOP        (0x1 <<  1) // (TWI) Send a STOP Condition
1298
#define AT91C_TWI_MSEN        (0x1 <<  2) // (TWI) TWI Master Transfer Enabled
1299
#define AT91C_TWI_MSDIS       (0x1 <<  3) // (TWI) TWI Master Transfer Disabled
1300
#define AT91C_TWI_SWRST       (0x1 <<  7) // (TWI) Software Reset
1301
// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- 
1302
#define AT91C_TWI_IADRSZ      (0x3 <<  8) // (TWI) Internal Device Address Size
1303
#define 	AT91C_TWI_IADRSZ_NO                   (0x0 <<  8) // (TWI) No internal device address
1304
#define 	AT91C_TWI_IADRSZ_1_BYTE               (0x1 <<  8) // (TWI) One-byte internal device address
1305
#define 	AT91C_TWI_IADRSZ_2_BYTE               (0x2 <<  8) // (TWI) Two-byte internal device address
1306
#define 	AT91C_TWI_IADRSZ_3_BYTE               (0x3 <<  8) // (TWI) Three-byte internal device address
1307
#define AT91C_TWI_MREAD       (0x1 << 12) // (TWI) Master Read Direction
1308
#define AT91C_TWI_DADR        (0x7F << 16) // (TWI) Device Address
1309
// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- 
1310
#define AT91C_TWI_CLDIV       (0xFF <<  0) // (TWI) Clock Low Divider
1311
#define AT91C_TWI_CHDIV       (0xFF <<  8) // (TWI) Clock High Divider
1312
#define AT91C_TWI_CKDIV       (0x7 << 16) // (TWI) Clock Divider
1313
// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- 
1314
#define AT91C_TWI_TXCOMP      (0x1 <<  0) // (TWI) Transmission Completed
1315
#define AT91C_TWI_RXRDY       (0x1 <<  1) // (TWI) Receive holding register ReaDY
1316
#define AT91C_TWI_TXRDY       (0x1 <<  2) // (TWI) Transmit holding register ReaDY
1317
#define AT91C_TWI_OVRE        (0x1 <<  6) // (TWI) Overrun Error
1318
#define AT91C_TWI_UNRE        (0x1 <<  7) // (TWI) Underrun Error
1319
#define AT91C_TWI_NACK        (0x1 <<  8) // (TWI) Not Acknowledged
1320
#define AT91C_TWI_ENDRX       (0x1 << 12) // (TWI) 
1321
#define AT91C_TWI_ENDTX       (0x1 << 13) // (TWI) 
1322
#define AT91C_TWI_RXBUFF      (0x1 << 14) // (TWI) 
1323
#define AT91C_TWI_TXBUFE      (0x1 << 15) // (TWI) 
1324
// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- 
1325
// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- 
1326
// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- 
1327

    
1328
// *****************************************************************************
1329
//              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface
1330
// *****************************************************************************
1331
#ifndef __ASSEMBLY__
1332
typedef struct _AT91S_TC {
1333
	AT91_REG	 TC_CCR; 	// Channel Control Register
1334
	AT91_REG	 TC_CMR; 	// Channel Mode Register (Capture Mode / Waveform Mode)
1335
	AT91_REG	 Reserved0[2]; 	// 
1336
	AT91_REG	 TC_CV; 	// Counter Value
1337
	AT91_REG	 TC_RA; 	// Register A
1338
	AT91_REG	 TC_RB; 	// Register B
1339
	AT91_REG	 TC_RC; 	// Register C
1340
	AT91_REG	 TC_SR; 	// Status Register
1341
	AT91_REG	 TC_IER; 	// Interrupt Enable Register
1342
	AT91_REG	 TC_IDR; 	// Interrupt Disable Register
1343
	AT91_REG	 TC_IMR; 	// Interrupt Mask Register
1344
} AT91S_TC, *AT91PS_TC;
1345
#else
1346
#define TC_CCR          (AT91_CAST(AT91_REG *) 	0x00000000) // (TC_CCR) Channel Control Register
1347
#define TC_CMR          (AT91_CAST(AT91_REG *) 	0x00000004) // (TC_CMR) Channel Mode Register (Capture Mode / Waveform Mode)
1348
#define TC_CV           (AT91_CAST(AT91_REG *) 	0x00000010) // (TC_CV) Counter Value
1349
#define TC_RA           (AT91_CAST(AT91_REG *) 	0x00000014) // (TC_RA) Register A
1350
#define TC_RB           (AT91_CAST(AT91_REG *) 	0x00000018) // (TC_RB) Register B
1351
#define TC_RC           (AT91_CAST(AT91_REG *) 	0x0000001C) // (TC_RC) Register C
1352
#define TC_SR           (AT91_CAST(AT91_REG *) 	0x00000020) // (TC_SR) Status Register
1353
#define TC_IER          (AT91_CAST(AT91_REG *) 	0x00000024) // (TC_IER) Interrupt Enable Register
1354
#define TC_IDR          (AT91_CAST(AT91_REG *) 	0x00000028) // (TC_IDR) Interrupt Disable Register
1355
#define TC_IMR          (AT91_CAST(AT91_REG *) 	0x0000002C) // (TC_IMR) Interrupt Mask Register
1356

    
1357
#endif
1358
// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- 
1359
#define AT91C_TC_CLKEN        (0x1 <<  0) // (TC) Counter Clock Enable Command
1360
#define AT91C_TC_CLKDIS       (0x1 <<  1) // (TC) Counter Clock Disable Command
1361
#define AT91C_TC_SWTRG        (0x1 <<  2) // (TC) Software Trigger Command
1362
// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- 
1363
#define AT91C_TC_CLKS         (0x7 <<  0) // (TC) Clock Selection
1364
#define 	AT91C_TC_CLKS_TIMER_DIV1_CLOCK     (0x0) // (TC) Clock selected: TIMER_DIV1_CLOCK
1365
#define 	AT91C_TC_CLKS_TIMER_DIV2_CLOCK     (0x1) // (TC) Clock selected: TIMER_DIV2_CLOCK
1366
#define 	AT91C_TC_CLKS_TIMER_DIV3_CLOCK     (0x2) // (TC) Clock selected: TIMER_DIV3_CLOCK
1367
#define 	AT91C_TC_CLKS_TIMER_DIV4_CLOCK     (0x3) // (TC) Clock selected: TIMER_DIV4_CLOCK
1368
#define 	AT91C_TC_CLKS_TIMER_DIV5_CLOCK     (0x4) // (TC) Clock selected: TIMER_DIV5_CLOCK
1369
#define 	AT91C_TC_CLKS_XC0                  (0x5) // (TC) Clock selected: XC0
1370
#define 	AT91C_TC_CLKS_XC1                  (0x6) // (TC) Clock selected: XC1
1371
#define 	AT91C_TC_CLKS_XC2                  (0x7) // (TC) Clock selected: XC2
1372
#define AT91C_TC_CLKI         (0x1 <<  3) // (TC) Clock Invert
1373
#define AT91C_TC_BURST        (0x3 <<  4) // (TC) Burst Signal Selection
1374
#define 	AT91C_TC_BURST_NONE                 (0x0 <<  4) // (TC) The clock is not gated by an external signal
1375
#define 	AT91C_TC_BURST_XC0                  (0x1 <<  4) // (TC) XC0 is ANDed with the selected clock
1376
#define 	AT91C_TC_BURST_XC1                  (0x2 <<  4) // (TC) XC1 is ANDed with the selected clock
1377
#define 	AT91C_TC_BURST_XC2                  (0x3 <<  4) // (TC) XC2 is ANDed with the selected clock
1378
#define AT91C_TC_CPCSTOP      (0x1 <<  6) // (TC) Counter Clock Stopped with RC Compare
1379
#define AT91C_TC_LDBSTOP      (0x1 <<  6) // (TC) Counter Clock Stopped with RB Loading
1380
#define AT91C_TC_CPCDIS       (0x1 <<  7) // (TC) Counter Clock Disable with RC Compare
1381
#define AT91C_TC_LDBDIS       (0x1 <<  7) // (TC) Counter Clock Disabled with RB Loading
1382
#define AT91C_TC_ETRGEDG      (0x3 <<  8) // (TC) External Trigger Edge Selection
1383
#define 	AT91C_TC_ETRGEDG_NONE                 (0x0 <<  8) // (TC) Edge: None
1384
#define 	AT91C_TC_ETRGEDG_RISING               (0x1 <<  8) // (TC) Edge: rising edge
1385
#define 	AT91C_TC_ETRGEDG_FALLING              (0x2 <<  8) // (TC) Edge: falling edge
1386
#define 	AT91C_TC_ETRGEDG_BOTH                 (0x3 <<  8) // (TC) Edge: each edge
1387
#define AT91C_TC_EEVTEDG      (0x3 <<  8) // (TC) External Event Edge Selection
1388
#define 	AT91C_TC_EEVTEDG_NONE                 (0x0 <<  8) // (TC) Edge: None
1389
#define 	AT91C_TC_EEVTEDG_RISING               (0x1 <<  8) // (TC) Edge: rising edge
1390
#define 	AT91C_TC_EEVTEDG_FALLING              (0x2 <<  8) // (TC) Edge: falling edge
1391
#define 	AT91C_TC_EEVTEDG_BOTH                 (0x3 <<  8) // (TC) Edge: each edge
1392
#define AT91C_TC_EEVT         (0x3 << 10) // (TC) External Event  Selection
1393
#define 	AT91C_TC_EEVT_TIOB                 (0x0 << 10) // (TC) Signal selected as external event: TIOB TIOB direction: input
1394
#define 	AT91C_TC_EEVT_XC0                  (0x1 << 10) // (TC) Signal selected as external event: XC0 TIOB direction: output
1395
#define 	AT91C_TC_EEVT_XC1                  (0x2 << 10) // (TC) Signal selected as external event: XC1 TIOB direction: output
1396
#define 	AT91C_TC_EEVT_XC2                  (0x3 << 10) // (TC) Signal selected as external event: XC2 TIOB direction: output
1397
#define AT91C_TC_ABETRG       (0x1 << 10) // (TC) TIOA or TIOB External Trigger Selection
1398
#define AT91C_TC_ENETRG       (0x1 << 12) // (TC) External Event Trigger enable
1399
#define AT91C_TC_WAVESEL      (0x3 << 13) // (TC) Waveform  Selection
1400
#define 	AT91C_TC_WAVESEL_UP                   (0x0 << 13) // (TC) UP mode without atomatic trigger on RC Compare
1401
#define 	AT91C_TC_WAVESEL_UPDOWN               (0x1 << 13) // (TC) UPDOWN mode without automatic trigger on RC Compare
1402
#define 	AT91C_TC_WAVESEL_UP_AUTO              (0x2 << 13) // (TC) UP mode with automatic trigger on RC Compare
1403
#define 	AT91C_TC_WAVESEL_UPDOWN_AUTO          (0x3 << 13) // (TC) UPDOWN mode with automatic trigger on RC Compare
1404
#define AT91C_TC_CPCTRG       (0x1 << 14) // (TC) RC Compare Trigger Enable
1405
#define AT91C_TC_WAVE         (0x1 << 15) // (TC) 
1406
#define AT91C_TC_ACPA         (0x3 << 16) // (TC) RA Compare Effect on TIOA
1407
#define 	AT91C_TC_ACPA_NONE                 (0x0 << 16) // (TC) Effect: none
1408
#define 	AT91C_TC_ACPA_SET                  (0x1 << 16) // (TC) Effect: set
1409
#define 	AT91C_TC_ACPA_CLEAR                (0x2 << 16) // (TC) Effect: clear
1410
#define 	AT91C_TC_ACPA_TOGGLE               (0x3 << 16) // (TC) Effect: toggle
1411
#define AT91C_TC_LDRA         (0x3 << 16) // (TC) RA Loading Selection
1412
#define 	AT91C_TC_LDRA_NONE                 (0x0 << 16) // (TC) Edge: None
1413
#define 	AT91C_TC_LDRA_RISING               (0x1 << 16) // (TC) Edge: rising edge of TIOA
1414
#define 	AT91C_TC_LDRA_FALLING              (0x2 << 16) // (TC) Edge: falling edge of TIOA
1415
#define 	AT91C_TC_LDRA_BOTH                 (0x3 << 16) // (TC) Edge: each edge of TIOA
1416
#define AT91C_TC_ACPC         (0x3 << 18) // (TC) RC Compare Effect on TIOA
1417
#define 	AT91C_TC_ACPC_NONE                 (0x0 << 18) // (TC) Effect: none
1418
#define 	AT91C_TC_ACPC_SET                  (0x1 << 18) // (TC) Effect: set
1419
#define 	AT91C_TC_ACPC_CLEAR                (0x2 << 18) // (TC) Effect: clear
1420
#define 	AT91C_TC_ACPC_TOGGLE               (0x3 << 18) // (TC) Effect: toggle
1421
#define AT91C_TC_LDRB         (0x3 << 18) // (TC) RB Loading Selection
1422
#define 	AT91C_TC_LDRB_NONE                 (0x0 << 18) // (TC) Edge: None
1423
#define 	AT91C_TC_LDRB_RISING               (0x1 << 18) // (TC) Edge: rising edge of TIOA
1424
#define 	AT91C_TC_LDRB_FALLING              (0x2 << 18) // (TC) Edge: falling edge of TIOA
1425
#define 	AT91C_TC_LDRB_BOTH                 (0x3 << 18) // (TC) Edge: each edge of TIOA
1426
#define AT91C_TC_AEEVT        (0x3 << 20) // (TC) External Event Effect on TIOA
1427
#define 	AT91C_TC_AEEVT_NONE                 (0x0 << 20) // (TC) Effect: none
1428
#define 	AT91C_TC_AEEVT_SET                  (0x1 << 20) // (TC) Effect: set
1429
#define 	AT91C_TC_AEEVT_CLEAR                (0x2 << 20) // (TC) Effect: clear
1430
#define 	AT91C_TC_AEEVT_TOGGLE               (0x3 << 20) // (TC) Effect: toggle
1431
#define AT91C_TC_ASWTRG       (0x3 << 22) // (TC) Software Trigger Effect on TIOA
1432
#define 	AT91C_TC_ASWTRG_NONE                 (0x0 << 22) // (TC) Effect: none
1433
#define 	AT91C_TC_ASWTRG_SET                  (0x1 << 22) // (TC) Effect: set
1434
#define 	AT91C_TC_ASWTRG_CLEAR                (0x2 << 22) // (TC) Effect: clear
1435
#define 	AT91C_TC_ASWTRG_TOGGLE               (0x3 << 22) // (TC) Effect: toggle
1436
#define AT91C_TC_BCPB         (0x3 << 24) // (TC) RB Compare Effect on TIOB
1437
#define 	AT91C_TC_BCPB_NONE                 (0x0 << 24) // (TC) Effect: none
1438
#define 	AT91C_TC_BCPB_SET                  (0x1 << 24) // (TC) Effect: set
1439
#define 	AT91C_TC_BCPB_CLEAR                (0x2 << 24) // (TC) Effect: clear
1440
#define 	AT91C_TC_BCPB_TOGGLE               (0x3 << 24) // (TC) Effect: toggle
1441
#define AT91C_TC_BCPC         (0x3 << 26) // (TC) RC Compare Effect on TIOB
1442
#define 	AT91C_TC_BCPC_NONE                 (0x0 << 26) // (TC) Effect: none
1443
#define 	AT91C_TC_BCPC_SET                  (0x1 << 26) // (TC) Effect: set
1444
#define 	AT91C_TC_BCPC_CLEAR                (0x2 << 26) // (TC) Effect: clear
1445
#define 	AT91C_TC_BCPC_TOGGLE               (0x3 << 26) // (TC) Effect: toggle
1446
#define AT91C_TC_BEEVT        (0x3 << 28) // (TC) External Event Effect on TIOB
1447
#define 	AT91C_TC_BEEVT_NONE                 (0x0 << 28) // (TC) Effect: none
1448
#define 	AT91C_TC_BEEVT_SET                  (0x1 << 28) // (TC) Effect: set
1449
#define 	AT91C_TC_BEEVT_CLEAR                (0x2 << 28) // (TC) Effect: clear
1450
#define 	AT91C_TC_BEEVT_TOGGLE               (0x3 << 28) // (TC) Effect: toggle
1451
#define AT91C_TC_BSWTRG       (0x3 << 30) // (TC) Software Trigger Effect on TIOB
1452
#define 	AT91C_TC_BSWTRG_NONE                 (0x0 << 30) // (TC) Effect: none
1453
#define 	AT91C_TC_BSWTRG_SET                  (0x1 << 30) // (TC) Effect: set
1454
#define 	AT91C_TC_BSWTRG_CLEAR                (0x2 << 30) // (TC) Effect: clear
1455
#define 	AT91C_TC_BSWTRG_TOGGLE               (0x3 << 30) // (TC) Effect: toggle
1456
// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- 
1457
#define AT91C_TC_COVFS        (0x1 <<  0) // (TC) Counter Overflow
1458
#define AT91C_TC_LOVRS        (0x1 <<  1) // (TC) Load Overrun
1459
#define AT91C_TC_CPAS         (0x1 <<  2) // (TC) RA Compare
1460
#define AT91C_TC_CPBS         (0x1 <<  3) // (TC) RB Compare
1461
#define AT91C_TC_CPCS         (0x1 <<  4) // (TC) RC Compare
1462
#define AT91C_TC_LDRAS        (0x1 <<  5) // (TC) RA Loading
1463
#define AT91C_TC_LDRBS        (0x1 <<  6) // (TC) RB Loading
1464
#define AT91C_TC_ETRGS        (0x1 <<  7) // (TC) External Trigger
1465
#define AT91C_TC_CLKSTA       (0x1 << 16) // (TC) Clock Enabling
1466
#define AT91C_TC_MTIOA        (0x1 << 17) // (TC) TIOA Mirror
1467
#define AT91C_TC_MTIOB        (0x1 << 18) // (TC) TIOA Mirror
1468
// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- 
1469
// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- 
1470
// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- 
1471

    
1472
// *****************************************************************************
1473
//              SOFTWARE API DEFINITION  FOR Timer Counter Interface
1474
// *****************************************************************************
1475
#ifndef __ASSEMBLY__
1476
typedef struct _AT91S_TCB {
1477
	AT91S_TC	 TCB_TC0; 	// TC Channel 0
1478
	AT91_REG	 Reserved0[4]; 	// 
1479
	AT91S_TC	 TCB_TC1; 	// TC Channel 1
1480
	AT91_REG	 Reserved1[4]; 	// 
1481
	AT91S_TC	 TCB_TC2; 	// TC Channel 2
1482
	AT91_REG	 Reserved2[4]; 	// 
1483
	AT91_REG	 TCB_BCR; 	// TC Block Control Register
1484
	AT91_REG	 TCB_BMR; 	// TC Block Mode Register
1485
} AT91S_TCB, *AT91PS_TCB;
1486
#else
1487
#define TCB_BCR         (AT91_CAST(AT91_REG *) 	0x000000C0) // (TCB_BCR) TC Block Control Register
1488
#define TCB_BMR         (AT91_CAST(AT91_REG *) 	0x000000C4) // (TCB_BMR) TC Block Mode Register
1489

    
1490
#endif
1491
// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- 
1492
#define AT91C_TCB_SYNC        (0x1 <<  0) // (TCB) Synchro Command
1493
// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- 
1494
#define AT91C_TCB_TC0XC0S     (0x3 <<  0) // (TCB) External Clock Signal 0 Selection
1495
#define 	AT91C_TCB_TC0XC0S_TCLK0                (0x0) // (TCB) TCLK0 connected to XC0
1496
#define 	AT91C_TCB_TC0XC0S_NONE                 (0x1) // (TCB) None signal connected to XC0
1497
#define 	AT91C_TCB_TC0XC0S_TIOA1                (0x2) // (TCB) TIOA1 connected to XC0
1498
#define 	AT91C_TCB_TC0XC0S_TIOA2                (0x3) // (TCB) TIOA2 connected to XC0
1499
#define AT91C_TCB_TC1XC1S     (0x3 <<  2) // (TCB) External Clock Signal 1 Selection
1500
#define 	AT91C_TCB_TC1XC1S_TCLK1                (0x0 <<  2) // (TCB) TCLK1 connected to XC1
1501
#define 	AT91C_TCB_TC1XC1S_NONE                 (0x1 <<  2) // (TCB) None signal connected to XC1
1502
#define 	AT91C_TCB_TC1XC1S_TIOA0                (0x2 <<  2) // (TCB) TIOA0 connected to XC1
1503
#define 	AT91C_TCB_TC1XC1S_TIOA2                (0x3 <<  2) // (TCB) TIOA2 connected to XC1
1504
#define AT91C_TCB_TC2XC2S     (0x3 <<  4) // (TCB) External Clock Signal 2 Selection
1505
#define 	AT91C_TCB_TC2XC2S_TCLK2                (0x0 <<  4) // (TCB) TCLK2 connected to XC2
1506
#define 	AT91C_TCB_TC2XC2S_NONE                 (0x1 <<  4) // (TCB) None signal connected to XC2
1507
#define 	AT91C_TCB_TC2XC2S_TIOA0                (0x2 <<  4) // (TCB) TIOA0 connected to XC2
1508
#define 	AT91C_TCB_TC2XC2S_TIOA1                (0x3 <<  4) // (TCB) TIOA2 connected to XC2
1509

    
1510
// *****************************************************************************
1511
//              SOFTWARE API DEFINITION  FOR PWMC Channel Interface
1512
// *****************************************************************************
1513
#ifndef __ASSEMBLY__
1514
typedef struct _AT91S_PWMC_CH {
1515
	AT91_REG	 PWMC_CMR; 	// Channel Mode Register
1516
	AT91_REG	 PWMC_CDTYR; 	// Channel Duty Cycle Register
1517
	AT91_REG	 PWMC_CPRDR; 	// Channel Period Register
1518
	AT91_REG	 PWMC_CCNTR; 	// Channel Counter Register
1519
	AT91_REG	 PWMC_CUPDR; 	// Channel Update Register
1520
	AT91_REG	 PWMC_Reserved[3]; 	// Reserved
1521
} AT91S_PWMC_CH, *AT91PS_PWMC_CH;
1522
#else
1523
#define PWMC_CMR        (AT91_CAST(AT91_REG *) 	0x00000000) // (PWMC_CMR) Channel Mode Register
1524
#define PWMC_CDTYR      (AT91_CAST(AT91_REG *) 	0x00000004) // (PWMC_CDTYR) Channel Duty Cycle Register
1525
#define PWMC_CPRDR      (AT91_CAST(AT91_REG *) 	0x00000008) // (PWMC_CPRDR) Channel Period Register
1526
#define PWMC_CCNTR      (AT91_CAST(AT91_REG *) 	0x0000000C) // (PWMC_CCNTR) Channel Counter Register
1527
#define PWMC_CUPDR      (AT91_CAST(AT91_REG *) 	0x00000010) // (PWMC_CUPDR) Channel Update Register
1528
#define Reserved        (AT91_CAST(AT91_REG *) 	0x00000014) // (Reserved) Reserved
1529

    
1530
#endif
1531
// -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- 
1532
#define AT91C_PWMC_CPRE       (0xF <<  0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx
1533
#define 	AT91C_PWMC_CPRE_MCK                  (0x0) // (PWMC_CH) 
1534
#define 	AT91C_PWMC_CPRE_MCKA                 (0xB) // (PWMC_CH) 
1535
#define 	AT91C_PWMC_CPRE_MCKB                 (0xC) // (PWMC_CH) 
1536
#define AT91C_PWMC_CALG       (0x1 <<  8) // (PWMC_CH) Channel Alignment
1537
#define AT91C_PWMC_CPOL       (0x1 <<  9) // (PWMC_CH) Channel Polarity
1538
#define AT91C_PWMC_CPD        (0x1 << 10) // (PWMC_CH) Channel Update Period
1539
// -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- 
1540
#define AT91C_PWMC_CDTY       (0x0 <<  0) // (PWMC_CH) Channel Duty Cycle
1541
// -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- 
1542
#define AT91C_PWMC_CPRD       (0x0 <<  0) // (PWMC_CH) Channel Period
1543
// -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- 
1544
#define AT91C_PWMC_CCNT       (0x0 <<  0) // (PWMC_CH) Channel Counter
1545
// -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- 
1546
#define AT91C_PWMC_CUPD       (0x0 <<  0) // (PWMC_CH) Channel Update
1547

    
1548
// *****************************************************************************
1549
//              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface
1550
// *****************************************************************************
1551
#ifndef __ASSEMBLY__
1552
typedef struct _AT91S_PWMC {
1553
	AT91_REG	 PWMC_MR; 	// PWMC Mode Register
1554
	AT91_REG	 PWMC_ENA; 	// PWMC Enable Register
1555
	AT91_REG	 PWMC_DIS; 	// PWMC Disable Register
1556
	AT91_REG	 PWMC_SR; 	// PWMC Status Register
1557
	AT91_REG	 PWMC_IER; 	// PWMC Interrupt Enable Register
1558
	AT91_REG	 PWMC_IDR; 	// PWMC Interrupt Disable Register
1559
	AT91_REG	 PWMC_IMR; 	// PWMC Interrupt Mask Register
1560
	AT91_REG	 PWMC_ISR; 	// PWMC Interrupt Status Register
1561
	AT91_REG	 Reserved0[55]; 	// 
1562
	AT91_REG	 PWMC_VR; 	// PWMC Version Register
1563
	AT91_REG	 Reserved1[64]; 	// 
1564
	AT91S_PWMC_CH	 PWMC_CH[4]; 	// PWMC Channel
1565
} AT91S_PWMC, *AT91PS_PWMC;
1566
#else
1567
#define PWMC_MR         (AT91_CAST(AT91_REG *) 	0x00000000) // (PWMC_MR) PWMC Mode Register
1568
#define PWMC_ENA        (AT91_CAST(AT91_REG *) 	0x00000004) // (PWMC_ENA) PWMC Enable Register
1569
#define PWMC_DIS        (AT91_CAST(AT91_REG *) 	0x00000008) // (PWMC_DIS) PWMC Disable Register
1570
#define PWMC_SR         (AT91_CAST(AT91_REG *) 	0x0000000C) // (PWMC_SR) PWMC Status Register
1571
#define PWMC_IER        (AT91_CAST(AT91_REG *) 	0x00000010) // (PWMC_IER) PWMC Interrupt Enable Register
1572
#define PWMC_IDR        (AT91_CAST(AT91_REG *) 	0x00000014) // (PWMC_IDR) PWMC Interrupt Disable Register
1573
#define PWMC_IMR        (AT91_CAST(AT91_REG *) 	0x00000018) // (PWMC_IMR) PWMC Interrupt Mask Register
1574
#define PWMC_ISR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (PWMC_ISR) PWMC Interrupt Status Register
1575
#define PWMC_VR         (AT91_CAST(AT91_REG *) 	0x000000FC) // (PWMC_VR) PWMC Version Register
1576

    
1577
#endif
1578
// -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- 
1579
#define AT91C_PWMC_DIVA       (0xFF <<  0) // (PWMC) CLKA divide factor.
1580
#define AT91C_PWMC_PREA       (0xF <<  8) // (PWMC) Divider Input Clock Prescaler A
1581
#define 	AT91C_PWMC_PREA_MCK                  (0x0 <<  8) // (PWMC) 
1582
#define AT91C_PWMC_DIVB       (0xFF << 16) // (PWMC) CLKB divide factor.
1583
#define AT91C_PWMC_PREB       (0xF << 24) // (PWMC) Divider Input Clock Prescaler B
1584
#define 	AT91C_PWMC_PREB_MCK                  (0x0 << 24) // (PWMC) 
1585
// -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- 
1586
#define AT91C_PWMC_CHID0      (0x1 <<  0) // (PWMC) Channel ID 0
1587
#define AT91C_PWMC_CHID1      (0x1 <<  1) // (PWMC) Channel ID 1
1588
#define AT91C_PWMC_CHID2      (0x1 <<  2) // (PWMC) Channel ID 2
1589
#define AT91C_PWMC_CHID3      (0x1 <<  3) // (PWMC) Channel ID 3
1590
// -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- 
1591
// -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- 
1592
// -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- 
1593
// -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- 
1594
// -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- 
1595
// -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- 
1596

    
1597
// *****************************************************************************
1598
//              SOFTWARE API DEFINITION  FOR USB Device Interface
1599
// *****************************************************************************
1600
#ifndef __ASSEMBLY__
1601
typedef struct _AT91S_UDP {
1602
	AT91_REG	 UDP_NUM; 	// Frame Number Register
1603
	AT91_REG	 UDP_GLBSTATE; 	// Global State Register
1604
	AT91_REG	 UDP_FADDR; 	// Function Address Register
1605
	AT91_REG	 Reserved0[1]; 	// 
1606
	AT91_REG	 UDP_IER; 	// Interrupt Enable Register
1607
	AT91_REG	 UDP_IDR; 	// Interrupt Disable Register
1608
	AT91_REG	 UDP_IMR; 	// Interrupt Mask Register
1609
	AT91_REG	 UDP_ISR; 	// Interrupt Status Register
1610
	AT91_REG	 UDP_ICR; 	// Interrupt Clear Register
1611
	AT91_REG	 Reserved1[1]; 	// 
1612
	AT91_REG	 UDP_RSTEP; 	// Reset Endpoint Register
1613
	AT91_REG	 Reserved2[1]; 	// 
1614
	AT91_REG	 UDP_CSR[4]; 	// Endpoint Control and Status Register
1615
	AT91_REG	 Reserved3[4]; 	// 
1616
	AT91_REG	 UDP_FDR[4]; 	// Endpoint FIFO Data Register
1617
	AT91_REG	 Reserved4[5]; 	// 
1618
	AT91_REG	 UDP_TXVC; 	// Transceiver Control Register
1619
} AT91S_UDP, *AT91PS_UDP;
1620
#else
1621
#define UDP_FRM_NUM     (AT91_CAST(AT91_REG *) 	0x00000000) // (UDP_FRM_NUM) Frame Number Register
1622
#define UDP_GLBSTATE    (AT91_CAST(AT91_REG *) 	0x00000004) // (UDP_GLBSTATE) Global State Register
1623
#define UDP_FADDR       (AT91_CAST(AT91_REG *) 	0x00000008) // (UDP_FADDR) Function Address Register
1624
#define UDP_IER         (AT91_CAST(AT91_REG *) 	0x00000010) // (UDP_IER) Interrupt Enable Register
1625
#define UDP_IDR         (AT91_CAST(AT91_REG *) 	0x00000014) // (UDP_IDR) Interrupt Disable Register
1626
#define UDP_IMR         (AT91_CAST(AT91_REG *) 	0x00000018) // (UDP_IMR) Interrupt Mask Register
1627
#define UDP_ISR         (AT91_CAST(AT91_REG *) 	0x0000001C) // (UDP_ISR) Interrupt Status Register
1628
#define UDP_ICR         (AT91_CAST(AT91_REG *) 	0x00000020) // (UDP_ICR) Interrupt Clear Register
1629
#define UDP_RSTEP       (AT91_CAST(AT91_REG *) 	0x00000028) // (UDP_RSTEP) Reset Endpoint Register
1630
#define UDP_CSR         (AT91_CAST(AT91_REG *) 	0x00000030) // (UDP_CSR) Endpoint Control and Status Register
1631
#define UDP_FDR         (AT91_CAST(AT91_REG *) 	0x00000050) // (UDP_FDR) Endpoint FIFO Data Register
1632
#define UDP_TXVC        (AT91_CAST(AT91_REG *) 	0x00000074) // (UDP_TXVC) Transceiver Control Register
1633

    
1634
#endif
1635
// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- 
1636
#define AT91C_UDP_FRM_NUM     (0x7FF <<  0) // (UDP) Frame Number as Defined in the Packet Field Formats
1637
#define AT91C_UDP_FRM_ERR     (0x1 << 16) // (UDP) Frame Error
1638
#define AT91C_UDP_FRM_OK      (0x1 << 17) // (UDP) Frame OK
1639
// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- 
1640
#define AT91C_UDP_FADDEN      (0x1 <<  0) // (UDP) Function Address Enable
1641
#define AT91C_UDP_CONFG       (0x1 <<  1) // (UDP) Configured
1642
#define AT91C_UDP_ESR         (0x1 <<  2) // (UDP) Enable Send Resume
1643
#define AT91C_UDP_RSMINPR     (0x1 <<  3) // (UDP) A Resume Has Been Sent to the Host
1644
#define AT91C_UDP_RMWUPE      (0x1 <<  4) // (UDP) Remote Wake Up Enable
1645
// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- 
1646
#define AT91C_UDP_FADD        (0xFF <<  0) // (UDP) Function Address Value
1647
#define AT91C_UDP_FEN         (0x1 <<  8) // (UDP) Function Enable
1648
// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- 
1649
#define AT91C_UDP_EPINT0      (0x1 <<  0) // (UDP) Endpoint 0 Interrupt
1650
#define AT91C_UDP_EPINT1      (0x1 <<  1) // (UDP) Endpoint 0 Interrupt
1651
#define AT91C_UDP_EPINT2      (0x1 <<  2) // (UDP) Endpoint 2 Interrupt
1652
#define AT91C_UDP_EPINT3      (0x1 <<  3) // (UDP) Endpoint 3 Interrupt
1653
#define AT91C_UDP_RXSUSP      (0x1 <<  8) // (UDP) USB Suspend Interrupt
1654
#define AT91C_UDP_RXRSM       (0x1 <<  9) // (UDP) USB Resume Interrupt
1655
#define AT91C_UDP_EXTRSM      (0x1 << 10) // (UDP) USB External Resume Interrupt
1656
#define AT91C_UDP_SOFINT      (0x1 << 11) // (UDP) USB Start Of frame Interrupt
1657
#define AT91C_UDP_WAKEUP      (0x1 << 13) // (UDP) USB Resume Interrupt
1658
// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- 
1659
// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- 
1660
// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- 
1661
#define AT91C_UDP_ENDBUSRES   (0x1 << 12) // (UDP) USB End Of Bus Reset Interrupt
1662
// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- 
1663
// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- 
1664
#define AT91C_UDP_EP0         (0x1 <<  0) // (UDP) Reset Endpoint 0
1665
#define AT91C_UDP_EP1         (0x1 <<  1) // (UDP) Reset Endpoint 1
1666
#define AT91C_UDP_EP2         (0x1 <<  2) // (UDP) Reset Endpoint 2
1667
#define AT91C_UDP_EP3         (0x1 <<  3) // (UDP) Reset Endpoint 3
1668
// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- 
1669
#define AT91C_UDP_TXCOMP      (0x1 <<  0) // (UDP) Generates an IN packet with data previously written in the DPR
1670
#define AT91C_UDP_RX_DATA_BK0 (0x1 <<  1) // (UDP) Receive Data Bank 0
1671
#define AT91C_UDP_RXSETUP     (0x1 <<  2) // (UDP) Sends STALL to the Host (Control endpoints)
1672
#define AT91C_UDP_ISOERROR    (0x1 <<  3) // (UDP) Isochronous error (Isochronous endpoints)
1673
#define AT91C_UDP_STALLSENT   (0x1 <<  3) // (UDP) Stall sent (Control, bulk, interrupt endpoints)
1674
#define AT91C_UDP_TXPKTRDY    (0x1 <<  4) // (UDP) Transmit Packet Ready
1675
#define AT91C_UDP_FORCESTALL  (0x1 <<  5) // (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints).
1676
#define AT91C_UDP_RX_DATA_BK1 (0x1 <<  6) // (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes).
1677
#define AT91C_UDP_DIR         (0x1 <<  7) // (UDP) Transfer Direction
1678
#define AT91C_UDP_EPTYPE      (0x7 <<  8) // (UDP) Endpoint type
1679
#define 	AT91C_UDP_EPTYPE_CTRL                 (0x0 <<  8) // (UDP) Control
1680
#define 	AT91C_UDP_EPTYPE_ISO_OUT              (0x1 <<  8) // (UDP) Isochronous OUT
1681
#define 	AT91C_UDP_EPTYPE_BULK_OUT             (0x2 <<  8) // (UDP) Bulk OUT
1682
#define 	AT91C_UDP_EPTYPE_INT_OUT              (0x3 <<  8) // (UDP) Interrupt OUT
1683
#define 	AT91C_UDP_EPTYPE_ISO_IN               (0x5 <<  8) // (UDP) Isochronous IN
1684
#define 	AT91C_UDP_EPTYPE_BULK_IN              (0x6 <<  8) // (UDP) Bulk IN
1685
#define 	AT91C_UDP_EPTYPE_INT_IN               (0x7 <<  8) // (UDP) Interrupt IN
1686
#define AT91C_UDP_DTGLE       (0x1 << 11) // (UDP) Data Toggle
1687
#define AT91C_UDP_EPEDS       (0x1 << 15) // (UDP) Endpoint Enable Disable
1688
#define AT91C_UDP_RXBYTECNT   (0x7FF << 16) // (UDP) Number Of Bytes Available in the FIFO
1689
// -------- UDP_TXVC : (UDP Offset: 0x74) Transceiver Control Register -------- 
1690
#define AT91C_UDP_TXVDIS      (0x1 <<  8) // (UDP) 
1691

    
1692
// *****************************************************************************
1693
//               REGISTER ADDRESS DEFINITION FOR AT91SAM7S321
1694
// *****************************************************************************
1695
// ========== Register definition for SYS peripheral ========== 
1696
// ========== Register definition for AIC peripheral ========== 
1697
#define AT91C_AIC_IVR   (AT91_CAST(AT91_REG *) 	0xFFFFF100) // (AIC) IRQ Vector Register
1698
#define AT91C_AIC_SMR   (AT91_CAST(AT91_REG *) 	0xFFFFF000) // (AIC) Source Mode Register
1699
#define AT91C_AIC_FVR   (AT91_CAST(AT91_REG *) 	0xFFFFF104) // (AIC) FIQ Vector Register
1700
#define AT91C_AIC_DCR   (AT91_CAST(AT91_REG *) 	0xFFFFF138) // (AIC) Debug Control Register (Protect)
1701
#define AT91C_AIC_EOICR (AT91_CAST(AT91_REG *) 	0xFFFFF130) // (AIC) End of Interrupt Command Register
1702
#define AT91C_AIC_SVR   (AT91_CAST(AT91_REG *) 	0xFFFFF080) // (AIC) Source Vector Register
1703
#define AT91C_AIC_FFSR  (AT91_CAST(AT91_REG *) 	0xFFFFF148) // (AIC) Fast Forcing Status Register
1704
#define AT91C_AIC_ICCR  (AT91_CAST(AT91_REG *) 	0xFFFFF128) // (AIC) Interrupt Clear Command Register
1705
#define AT91C_AIC_ISR   (AT91_CAST(AT91_REG *) 	0xFFFFF108) // (AIC) Interrupt Status Register
1706
#define AT91C_AIC_IMR   (AT91_CAST(AT91_REG *) 	0xFFFFF110) // (AIC) Interrupt Mask Register
1707
#define AT91C_AIC_IPR   (AT91_CAST(AT91_REG *) 	0xFFFFF10C) // (AIC) Interrupt Pending Register
1708
#define AT91C_AIC_FFER  (AT91_CAST(AT91_REG *) 	0xFFFFF140) // (AIC) Fast Forcing Enable Register
1709
#define AT91C_AIC_IECR  (AT91_CAST(AT91_REG *) 	0xFFFFF120) // (AIC) Interrupt Enable Command Register
1710
#define AT91C_AIC_ISCR  (AT91_CAST(AT91_REG *) 	0xFFFFF12C) // (AIC) Interrupt Set Command Register
1711
#define AT91C_AIC_FFDR  (AT91_CAST(AT91_REG *) 	0xFFFFF144) // (AIC) Fast Forcing Disable Register
1712
#define AT91C_AIC_CISR  (AT91_CAST(AT91_REG *) 	0xFFFFF114) // (AIC) Core Interrupt Status Register
1713
#define AT91C_AIC_IDCR  (AT91_CAST(AT91_REG *) 	0xFFFFF124) // (AIC) Interrupt Disable Command Register
1714
#define AT91C_AIC_SPU   (AT91_CAST(AT91_REG *) 	0xFFFFF134) // (AIC) Spurious Vector Register
1715
// ========== Register definition for PDC_DBGU peripheral ========== 
1716
#define AT91C_DBGU_TCR  (AT91_CAST(AT91_REG *) 	0xFFFFF30C) // (PDC_DBGU) Transmit Counter Register
1717
#define AT91C_DBGU_RNPR (AT91_CAST(AT91_REG *) 	0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register
1718
#define AT91C_DBGU_TNPR (AT91_CAST(AT91_REG *) 	0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register
1719
#define AT91C_DBGU_TPR  (AT91_CAST(AT91_REG *) 	0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register
1720
#define AT91C_DBGU_RPR  (AT91_CAST(AT91_REG *) 	0xFFFFF300) // (PDC_DBGU) Receive Pointer Register
1721
#define AT91C_DBGU_RCR  (AT91_CAST(AT91_REG *) 	0xFFFFF304) // (PDC_DBGU) Receive Counter Register
1722
#define AT91C_DBGU_RNCR (AT91_CAST(AT91_REG *) 	0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register
1723
#define AT91C_DBGU_PTCR (AT91_CAST(AT91_REG *) 	0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register
1724
#define AT91C_DBGU_PTSR (AT91_CAST(AT91_REG *) 	0xFFFFF324) // (PDC_DBGU) PDC Transfer Status Register
1725
#define AT91C_DBGU_TNCR (AT91_CAST(AT91_REG *) 	0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register
1726
// ========== Register definition for DBGU peripheral ========== 
1727
#define AT91C_DBGU_EXID (AT91_CAST(AT91_REG *) 	0xFFFFF244) // (DBGU) Chip ID Extension Register
1728
#define AT91C_DBGU_BRGR (AT91_CAST(AT91_REG *) 	0xFFFFF220) // (DBGU) Baud Rate Generator Register
1729
#define AT91C_DBGU_IDR  (AT91_CAST(AT91_REG *) 	0xFFFFF20C) // (DBGU) Interrupt Disable Register
1730
#define AT91C_DBGU_CSR  (AT91_CAST(AT91_REG *) 	0xFFFFF214) // (DBGU) Channel Status Register
1731
#define AT91C_DBGU_CIDR (AT91_CAST(AT91_REG *) 	0xFFFFF240) // (DBGU) Chip ID Register
1732
#define AT91C_DBGU_MR   (AT91_CAST(AT91_REG *) 	0xFFFFF204) // (DBGU) Mode Register
1733
#define AT91C_DBGU_IMR  (AT91_CAST(AT91_REG *) 	0xFFFFF210) // (DBGU) Interrupt Mask Register
1734
#define AT91C_DBGU_CR   (AT91_CAST(AT91_REG *) 	0xFFFFF200) // (DBGU) Control Register
1735
#define AT91C_DBGU_FNTR (AT91_CAST(AT91_REG *) 	0xFFFFF248) // (DBGU) Force NTRST Register
1736
#define AT91C_DBGU_THR  (AT91_CAST(AT91_REG *) 	0xFFFFF21C) // (DBGU) Transmitter Holding Register
1737
#define AT91C_DBGU_RHR  (AT91_CAST(AT91_REG *) 	0xFFFFF218) // (DBGU) Receiver Holding Register
1738
#define AT91C_DBGU_IER  (AT91_CAST(AT91_REG *) 	0xFFFFF208) // (DBGU) Interrupt Enable Register
1739
// ========== Register definition for PIOA peripheral ========== 
1740
#define AT91C_PIOA_ODR  (AT91_CAST(AT91_REG *) 	0xFFFFF414) // (PIOA) Output Disable Registerr
1741
#define AT91C_PIOA_SODR (AT91_CAST(AT91_REG *) 	0xFFFFF430) // (PIOA) Set Output Data Register
1742
#define AT91C_PIOA_ISR  (AT91_CAST(AT91_REG *) 	0xFFFFF44C) // (PIOA) Interrupt Status Register
1743
#define AT91C_PIOA_ABSR (AT91_CAST(AT91_REG *) 	0xFFFFF478) // (PIOA) AB Select Status Register
1744
#define AT91C_PIOA_IER  (AT91_CAST(AT91_REG *) 	0xFFFFF440) // (PIOA) Interrupt Enable Register
1745
#define AT91C_PIOA_PPUDR (AT91_CAST(AT91_REG *) 	0xFFFFF460) // (PIOA) Pull-up Disable Register
1746
#define AT91C_PIOA_IMR  (AT91_CAST(AT91_REG *) 	0xFFFFF448) // (PIOA) Interrupt Mask Register
1747
#define AT91C_PIOA_PER  (AT91_CAST(AT91_REG *) 	0xFFFFF400) // (PIOA) PIO Enable Register
1748
#define AT91C_PIOA_IFDR (AT91_CAST(AT91_REG *) 	0xFFFFF424) // (PIOA) Input Filter Disable Register
1749
#define AT91C_PIOA_OWDR (AT91_CAST(AT91_REG *) 	0xFFFFF4A4) // (PIOA) Output Write Disable Register
1750
#define AT91C_PIOA_MDSR (AT91_CAST(AT91_REG *) 	0xFFFFF458) // (PIOA) Multi-driver Status Register
1751
#define AT91C_PIOA_IDR  (AT91_CAST(AT91_REG *) 	0xFFFFF444) // (PIOA) Interrupt Disable Register
1752
#define AT91C_PIOA_ODSR (AT91_CAST(AT91_REG *) 	0xFFFFF438) // (PIOA) Output Data Status Register
1753
#define AT91C_PIOA_PPUSR (AT91_CAST(AT91_REG *) 	0xFFFFF468) // (PIOA) Pull-up Status Register
1754
#define AT91C_PIOA_OWSR (AT91_CAST(AT91_REG *) 	0xFFFFF4A8) // (PIOA) Output Write Status Register
1755
#define AT91C_PIOA_BSR  (AT91_CAST(AT91_REG *) 	0xFFFFF474) // (PIOA) Select B Register
1756
#define AT91C_PIOA_OWER (AT91_CAST(AT91_REG *) 	0xFFFFF4A0) // (PIOA) Output Write Enable Register
1757
#define AT91C_PIOA_IFER (AT91_CAST(AT91_REG *) 	0xFFFFF420) // (PIOA) Input Filter Enable Register
1758
#define AT91C_PIOA_PDSR (AT91_CAST(AT91_REG *) 	0xFFFFF43C) // (PIOA) Pin Data Status Register
1759
#define AT91C_PIOA_PPUER (AT91_CAST(AT91_REG *) 	0xFFFFF464) // (PIOA) Pull-up Enable Register
1760
#define AT91C_PIOA_OSR  (AT91_CAST(AT91_REG *) 	0xFFFFF418) // (PIOA) Output Status Register
1761
#define AT91C_PIOA_ASR  (AT91_CAST(AT91_REG *) 	0xFFFFF470) // (PIOA) Select A Register
1762
#define AT91C_PIOA_MDDR (AT91_CAST(AT91_REG *) 	0xFFFFF454) // (PIOA) Multi-driver Disable Register
1763
#define AT91C_PIOA_CODR (AT91_CAST(AT91_REG *) 	0xFFFFF434) // (PIOA) Clear Output Data Register
1764
#define AT91C_PIOA_MDER (AT91_CAST(AT91_REG *) 	0xFFFFF450) // (PIOA) Multi-driver Enable Register
1765
#define AT91C_PIOA_PDR  (AT91_CAST(AT91_REG *) 	0xFFFFF404) // (PIOA) PIO Disable Register
1766
#define AT91C_PIOA_IFSR (AT91_CAST(AT91_REG *) 	0xFFFFF428) // (PIOA) Input Filter Status Register
1767
#define AT91C_PIOA_OER  (AT91_CAST(AT91_REG *) 	0xFFFFF410) // (PIOA) Output Enable Register
1768
#define AT91C_PIOA_PSR  (AT91_CAST(AT91_REG *) 	0xFFFFF408) // (PIOA) PIO Status Register
1769
// ========== Register definition for CKGR peripheral ========== 
1770
#define AT91C_CKGR_MOR  (AT91_CAST(AT91_REG *) 	0xFFFFFC20) // (CKGR) Main Oscillator Register
1771
#define AT91C_CKGR_PLLR (AT91_CAST(AT91_REG *) 	0xFFFFFC2C) // (CKGR) PLL Register
1772
#define AT91C_CKGR_MCFR (AT91_CAST(AT91_REG *) 	0xFFFFFC24) // (CKGR) Main Clock  Frequency Register
1773
// ========== Register definition for PMC peripheral ========== 
1774
#define AT91C_PMC_IDR   (AT91_CAST(AT91_REG *) 	0xFFFFFC64) // (PMC) Interrupt Disable Register
1775
#define AT91C_PMC_MOR   (AT91_CAST(AT91_REG *) 	0xFFFFFC20) // (PMC) Main Oscillator Register
1776
#define AT91C_PMC_PLLR  (AT91_CAST(AT91_REG *) 	0xFFFFFC2C) // (PMC) PLL Register
1777
#define AT91C_PMC_PCER  (AT91_CAST(AT91_REG *) 	0xFFFFFC10) // (PMC) Peripheral Clock Enable Register
1778
#define AT91C_PMC_PCKR  (AT91_CAST(AT91_REG *) 	0xFFFFFC40) // (PMC) Programmable Clock Register
1779
#define AT91C_PMC_MCKR  (AT91_CAST(AT91_REG *) 	0xFFFFFC30) // (PMC) Master Clock Register
1780
#define AT91C_PMC_SCDR  (AT91_CAST(AT91_REG *) 	0xFFFFFC04) // (PMC) System Clock Disable Register
1781
#define AT91C_PMC_PCDR  (AT91_CAST(AT91_REG *) 	0xFFFFFC14) // (PMC) Peripheral Clock Disable Register
1782
#define AT91C_PMC_SCSR  (AT91_CAST(AT91_REG *) 	0xFFFFFC08) // (PMC) System Clock Status Register
1783
#define AT91C_PMC_PCSR  (AT91_CAST(AT91_REG *) 	0xFFFFFC18) // (PMC) Peripheral Clock Status Register
1784
#define AT91C_PMC_MCFR  (AT91_CAST(AT91_REG *) 	0xFFFFFC24) // (PMC) Main Clock  Frequency Register
1785
#define AT91C_PMC_SCER  (AT91_CAST(AT91_REG *) 	0xFFFFFC00) // (PMC) System Clock Enable Register
1786
#define AT91C_PMC_IMR   (AT91_CAST(AT91_REG *) 	0xFFFFFC6C) // (PMC) Interrupt Mask Register
1787
#define AT91C_PMC_IER   (AT91_CAST(AT91_REG *) 	0xFFFFFC60) // (PMC) Interrupt Enable Register
1788
#define AT91C_PMC_SR    (AT91_CAST(AT91_REG *) 	0xFFFFFC68) // (PMC) Status Register
1789
// ========== Register definition for RSTC peripheral ========== 
1790
#define AT91C_RSTC_RCR  (AT91_CAST(AT91_REG *) 	0xFFFFFD00) // (RSTC) Reset Control Register
1791
#define AT91C_RSTC_RMR  (AT91_CAST(AT91_REG *) 	0xFFFFFD08) // (RSTC) Reset Mode Register
1792
#define AT91C_RSTC_RSR  (AT91_CAST(AT91_REG *) 	0xFFFFFD04) // (RSTC) Reset Status Register
1793
// ========== Register definition for RTTC peripheral ========== 
1794
#define AT91C_RTTC_RTSR (AT91_CAST(AT91_REG *) 	0xFFFFFD2C) // (RTTC) Real-time Status Register
1795
#define AT91C_RTTC_RTMR (AT91_CAST(AT91_REG *) 	0xFFFFFD20) // (RTTC) Real-time Mode Register
1796
#define AT91C_RTTC_RTVR (AT91_CAST(AT91_REG *) 	0xFFFFFD28) // (RTTC) Real-time Value Register
1797
#define AT91C_RTTC_RTAR (AT91_CAST(AT91_REG *) 	0xFFFFFD24) // (RTTC) Real-time Alarm Register
1798
// ========== Register definition for PITC peripheral ========== 
1799
#define AT91C_PITC_PIVR (AT91_CAST(AT91_REG *) 	0xFFFFFD38) // (PITC) Period Interval Value Register
1800
#define AT91C_PITC_PISR (AT91_CAST(AT91_REG *) 	0xFFFFFD34) // (PITC) Period Interval Status Register
1801
#define AT91C_PITC_PIIR (AT91_CAST(AT91_REG *) 	0xFFFFFD3C) // (PITC) Period Interval Image Register
1802
#define AT91C_PITC_PIMR (AT91_CAST(AT91_REG *) 	0xFFFFFD30) // (PITC) Period Interval Mode Register
1803
// ========== Register definition for WDTC peripheral ========== 
1804
#define AT91C_WDTC_WDCR (AT91_CAST(AT91_REG *) 	0xFFFFFD40) // (WDTC) Watchdog Control Register
1805
#define AT91C_WDTC_WDSR (AT91_CAST(AT91_REG *) 	0xFFFFFD48) // (WDTC) Watchdog Status Register
1806
#define AT91C_WDTC_WDMR (AT91_CAST(AT91_REG *) 	0xFFFFFD44) // (WDTC) Watchdog Mode Register
1807
// ========== Register definition for VREG peripheral ========== 
1808
#define AT91C_VREG_MR   (AT91_CAST(AT91_REG *) 	0xFFFFFD60) // (VREG) Voltage Regulator Mode Register
1809
// ========== Register definition for MC peripheral ========== 
1810
#define AT91C_MC_ASR    (AT91_CAST(AT91_REG *) 	0xFFFFFF04) // (MC) MC Abort Status Register
1811
#define AT91C_MC_RCR    (AT91_CAST(AT91_REG *) 	0xFFFFFF00) // (MC) MC Remap Control Register
1812
#define AT91C_MC_FCR    (AT91_CAST(AT91_REG *) 	0xFFFFFF64) // (MC) MC Flash Command Register
1813
#define AT91C_MC_AASR   (AT91_CAST(AT91_REG *) 	0xFFFFFF08) // (MC) MC Abort Address Status Register
1814
#define AT91C_MC_FSR    (AT91_CAST(AT91_REG *) 	0xFFFFFF68) // (MC) MC Flash Status Register
1815
#define AT91C_MC_FMR    (AT91_CAST(AT91_REG *) 	0xFFFFFF60) // (MC) MC Flash Mode Register
1816
// ========== Register definition for PDC_SPI peripheral ========== 
1817
#define AT91C_SPI_PTCR  (AT91_CAST(AT91_REG *) 	0xFFFE0120) // (PDC_SPI) PDC Transfer Control Register
1818
#define AT91C_SPI_TPR   (AT91_CAST(AT91_REG *) 	0xFFFE0108) // (PDC_SPI) Transmit Pointer Register
1819
#define AT91C_SPI_TCR   (AT91_CAST(AT91_REG *) 	0xFFFE010C) // (PDC_SPI) Transmit Counter Register
1820
#define AT91C_SPI_RCR   (AT91_CAST(AT91_REG *) 	0xFFFE0104) // (PDC_SPI) Receive Counter Register
1821
#define AT91C_SPI_PTSR  (AT91_CAST(AT91_REG *) 	0xFFFE0124) // (PDC_SPI) PDC Transfer Status Register
1822
#define AT91C_SPI_RNPR  (AT91_CAST(AT91_REG *) 	0xFFFE0110) // (PDC_SPI) Receive Next Pointer Register
1823
#define AT91C_SPI_RPR   (AT91_CAST(AT91_REG *) 	0xFFFE0100) // (PDC_SPI) Receive Pointer Register
1824
#define AT91C_SPI_TNCR  (AT91_CAST(AT91_REG *) 	0xFFFE011C) // (PDC_SPI) Transmit Next Counter Register
1825
#define AT91C_SPI_RNCR  (AT91_CAST(AT91_REG *) 	0xFFFE0114) // (PDC_SPI) Receive Next Counter Register
1826
#define AT91C_SPI_TNPR  (AT91_CAST(AT91_REG *) 	0xFFFE0118) // (PDC_SPI) Transmit Next Pointer Register
1827
// ========== Register definition for SPI peripheral ========== 
1828
#define AT91C_SPI_IER   (AT91_CAST(AT91_REG *) 	0xFFFE0014) // (SPI) Interrupt Enable Register
1829
#define AT91C_SPI_SR    (AT91_CAST(AT91_REG *) 	0xFFFE0010) // (SPI) Status Register
1830
#define AT91C_SPI_IDR   (AT91_CAST(AT91_REG *) 	0xFFFE0018) // (SPI) Interrupt Disable Register
1831
#define AT91C_SPI_CR    (AT91_CAST(AT91_REG *) 	0xFFFE0000) // (SPI) Control Register
1832
#define AT91C_SPI_MR    (AT91_CAST(AT91_REG *) 	0xFFFE0004) // (SPI) Mode Register
1833
#define AT91C_SPI_IMR   (AT91_CAST(AT91_REG *) 	0xFFFE001C) // (SPI) Interrupt Mask Register
1834
#define AT91C_SPI_TDR   (AT91_CAST(AT91_REG *) 	0xFFFE000C) // (SPI) Transmit Data Register
1835
#define AT91C_SPI_RDR   (AT91_CAST(AT91_REG *) 	0xFFFE0008) // (SPI) Receive Data Register
1836
#define AT91C_SPI_CSR   (AT91_CAST(AT91_REG *) 	0xFFFE0030) // (SPI) Chip Select Register
1837
// ========== Register definition for PDC_ADC peripheral ========== 
1838
#define AT91C_ADC_PTSR  (AT91_CAST(AT91_REG *) 	0xFFFD8124) // (PDC_ADC) PDC Transfer Status Register
1839
#define AT91C_ADC_PTCR  (AT91_CAST(AT91_REG *) 	0xFFFD8120) // (PDC_ADC) PDC Transfer Control Register
1840
#define AT91C_ADC_TNPR  (AT91_CAST(AT91_REG *) 	0xFFFD8118) // (PDC_ADC) Transmit Next Pointer Register
1841
#define AT91C_ADC_TNCR  (AT91_CAST(AT91_REG *) 	0xFFFD811C) // (PDC_ADC) Transmit Next Counter Register
1842
#define AT91C_ADC_RNPR  (AT91_CAST(AT91_REG *) 	0xFFFD8110) // (PDC_ADC) Receive Next Pointer Register
1843
#define AT91C_ADC_RNCR  (AT91_CAST(AT91_REG *) 	0xFFFD8114) // (PDC_ADC) Receive Next Counter Register
1844
#define AT91C_ADC_RPR   (AT91_CAST(AT91_REG *) 	0xFFFD8100) // (PDC_ADC) Receive Pointer Register
1845
#define AT91C_ADC_TCR   (AT91_CAST(AT91_REG *) 	0xFFFD810C) // (PDC_ADC) Transmit Counter Register
1846
#define AT91C_ADC_TPR   (AT91_CAST(AT91_REG *) 	0xFFFD8108) // (PDC_ADC) Transmit Pointer Register
1847
#define AT91C_ADC_RCR   (AT91_CAST(AT91_REG *) 	0xFFFD8104) // (PDC_ADC) Receive Counter Register
1848
// ========== Register definition for ADC peripheral ========== 
1849
#define AT91C_ADC_CDR2  (AT91_CAST(AT91_REG *) 	0xFFFD8038) // (ADC) ADC Channel Data Register 2
1850
#define AT91C_ADC_CDR3  (AT91_CAST(AT91_REG *) 	0xFFFD803C) // (ADC) ADC Channel Data Register 3
1851
#define AT91C_ADC_CDR0  (AT91_CAST(AT91_REG *) 	0xFFFD8030) // (ADC) ADC Channel Data Register 0
1852
#define AT91C_ADC_CDR5  (AT91_CAST(AT91_REG *) 	0xFFFD8044) // (ADC) ADC Channel Data Register 5
1853
#define AT91C_ADC_CHDR  (AT91_CAST(AT91_REG *) 	0xFFFD8014) // (ADC) ADC Channel Disable Register
1854
#define AT91C_ADC_SR    (AT91_CAST(AT91_REG *) 	0xFFFD801C) // (ADC) ADC Status Register
1855
#define AT91C_ADC_CDR4  (AT91_CAST(AT91_REG *) 	0xFFFD8040) // (ADC) ADC Channel Data Register 4
1856
#define AT91C_ADC_CDR1  (AT91_CAST(AT91_REG *) 	0xFFFD8034) // (ADC) ADC Channel Data Register 1
1857
#define AT91C_ADC_LCDR  (AT91_CAST(AT91_REG *) 	0xFFFD8020) // (ADC) ADC Last Converted Data Register
1858
#define AT91C_ADC_IDR   (AT91_CAST(AT91_REG *) 	0xFFFD8028) // (ADC) ADC Interrupt Disable Register
1859
#define AT91C_ADC_CR    (AT91_CAST(AT91_REG *) 	0xFFFD8000) // (ADC) ADC Control Register
1860
#define AT91C_ADC_CDR7  (AT91_CAST(AT91_REG *) 	0xFFFD804C) // (ADC) ADC Channel Data Register 7
1861
#define AT91C_ADC_CDR6  (AT91_CAST(AT91_REG *) 	0xFFFD8048) // (ADC) ADC Channel Data Register 6
1862
#define AT91C_ADC_IER   (AT91_CAST(AT91_REG *) 	0xFFFD8024) // (ADC) ADC Interrupt Enable Register
1863
#define AT91C_ADC_CHER  (AT91_CAST(AT91_REG *) 	0xFFFD8010) // (ADC) ADC Channel Enable Register
1864
#define AT91C_ADC_CHSR  (AT91_CAST(AT91_REG *) 	0xFFFD8018) // (ADC) ADC Channel Status Register
1865
#define AT91C_ADC_MR    (AT91_CAST(AT91_REG *) 	0xFFFD8004) // (ADC) ADC Mode Register
1866
#define AT91C_ADC_IMR   (AT91_CAST(AT91_REG *) 	0xFFFD802C) // (ADC) ADC Interrupt Mask Register
1867
// ========== Register definition for PDC_SSC peripheral ========== 
1868
#define AT91C_SSC_TNCR  (AT91_CAST(AT91_REG *) 	0xFFFD411C) // (PDC_SSC) Transmit Next Counter Register
1869
#define AT91C_SSC_RPR   (AT91_CAST(AT91_REG *) 	0xFFFD4100) // (PDC_SSC) Receive Pointer Register
1870
#define AT91C_SSC_RNCR  (AT91_CAST(AT91_REG *) 	0xFFFD4114) // (PDC_SSC) Receive Next Counter Register
1871
#define AT91C_SSC_TPR   (AT91_CAST(AT91_REG *) 	0xFFFD4108) // (PDC_SSC) Transmit Pointer Register
1872
#define AT91C_SSC_PTCR  (AT91_CAST(AT91_REG *) 	0xFFFD4120) // (PDC_SSC) PDC Transfer Control Register
1873
#define AT91C_SSC_TCR   (AT91_CAST(AT91_REG *) 	0xFFFD410C) // (PDC_SSC) Transmit Counter Register
1874
#define AT91C_SSC_RCR   (AT91_CAST(AT91_REG *) 	0xFFFD4104) // (PDC_SSC) Receive Counter Register
1875
#define AT91C_SSC_RNPR  (AT91_CAST(AT91_REG *) 	0xFFFD4110) // (PDC_SSC) Receive Next Pointer Register
1876
#define AT91C_SSC_TNPR  (AT91_CAST(AT91_REG *) 	0xFFFD4118) // (PDC_SSC) Transmit Next Pointer Register
1877
#define AT91C_SSC_PTSR  (AT91_CAST(AT91_REG *) 	0xFFFD4124) // (PDC_SSC) PDC Transfer Status Register
1878
// ========== Register definition for SSC peripheral ========== 
1879
#define AT91C_SSC_RHR   (AT91_CAST(AT91_REG *) 	0xFFFD4020) // (SSC) Receive Holding Register
1880
#define AT91C_SSC_RSHR  (AT91_CAST(AT91_REG *) 	0xFFFD4030) // (SSC) Receive Sync Holding Register
1881
#define AT91C_SSC_TFMR  (AT91_CAST(AT91_REG *) 	0xFFFD401C) // (SSC) Transmit Frame Mode Register
1882
#define AT91C_SSC_IDR   (AT91_CAST(AT91_REG *) 	0xFFFD4048) // (SSC) Interrupt Disable Register
1883
#define AT91C_SSC_THR   (AT91_CAST(AT91_REG *) 	0xFFFD4024) // (SSC) Transmit Holding Register
1884
#define AT91C_SSC_RCMR  (AT91_CAST(AT91_REG *) 	0xFFFD4010) // (SSC) Receive Clock ModeRegister
1885
#define AT91C_SSC_IER   (AT91_CAST(AT91_REG *) 	0xFFFD4044) // (SSC) Interrupt Enable Register
1886
#define AT91C_SSC_TSHR  (AT91_CAST(AT91_REG *) 	0xFFFD4034) // (SSC) Transmit Sync Holding Register
1887
#define AT91C_SSC_SR    (AT91_CAST(AT91_REG *) 	0xFFFD4040) // (SSC) Status Register
1888
#define AT91C_SSC_CMR   (AT91_CAST(AT91_REG *) 	0xFFFD4004) // (SSC) Clock Mode Register
1889
#define AT91C_SSC_TCMR  (AT91_CAST(AT91_REG *) 	0xFFFD4018) // (SSC) Transmit Clock Mode Register
1890
#define AT91C_SSC_CR    (AT91_CAST(AT91_REG *) 	0xFFFD4000) // (SSC) Control Register
1891
#define AT91C_SSC_IMR   (AT91_CAST(AT91_REG *) 	0xFFFD404C) // (SSC) Interrupt Mask Register
1892
#define AT91C_SSC_RFMR  (AT91_CAST(AT91_REG *) 	0xFFFD4014) // (SSC) Receive Frame Mode Register
1893
// ========== Register definition for PDC_US1 peripheral ========== 
1894
#define AT91C_US1_RNCR  (AT91_CAST(AT91_REG *) 	0xFFFC4114) // (PDC_US1) Receive Next Counter Register
1895
#define AT91C_US1_PTCR  (AT91_CAST(AT91_REG *) 	0xFFFC4120) // (PDC_US1) PDC Transfer Control Register
1896
#define AT91C_US1_TCR   (AT91_CAST(AT91_REG *) 	0xFFFC410C) // (PDC_US1) Transmit Counter Register
1897
#define AT91C_US1_PTSR  (AT91_CAST(AT91_REG *) 	0xFFFC4124) // (PDC_US1) PDC Transfer Status Register
1898
#define AT91C_US1_TNPR  (AT91_CAST(AT91_REG *) 	0xFFFC4118) // (PDC_US1) Transmit Next Pointer Register
1899
#define AT91C_US1_RCR   (AT91_CAST(AT91_REG *) 	0xFFFC4104) // (PDC_US1) Receive Counter Register
1900
#define AT91C_US1_RNPR  (AT91_CAST(AT91_REG *) 	0xFFFC4110) // (PDC_US1) Receive Next Pointer Register
1901
#define AT91C_US1_RPR   (AT91_CAST(AT91_REG *) 	0xFFFC4100) // (PDC_US1) Receive Pointer Register
1902
#define AT91C_US1_TNCR  (AT91_CAST(AT91_REG *) 	0xFFFC411C) // (PDC_US1) Transmit Next Counter Register
1903
#define AT91C_US1_TPR   (AT91_CAST(AT91_REG *) 	0xFFFC4108) // (PDC_US1) Transmit Pointer Register
1904
// ========== Register definition for US1 peripheral ========== 
1905
#define AT91C_US1_IF    (AT91_CAST(AT91_REG *) 	0xFFFC404C) // (US1) IRDA_FILTER Register
1906
#define AT91C_US1_NER   (AT91_CAST(AT91_REG *) 	0xFFFC4044) // (US1) Nb Errors Register
1907
#define AT91C_US1_RTOR  (AT91_CAST(AT91_REG *) 	0xFFFC4024) // (US1) Receiver Time-out Register
1908
#define AT91C_US1_CSR   (AT91_CAST(AT91_REG *) 	0xFFFC4014) // (US1) Channel Status Register
1909
#define AT91C_US1_IDR   (AT91_CAST(AT91_REG *) 	0xFFFC400C) // (US1) Interrupt Disable Register
1910
#define AT91C_US1_IER   (AT91_CAST(AT91_REG *) 	0xFFFC4008) // (US1) Interrupt Enable Register
1911
#define AT91C_US1_THR   (AT91_CAST(AT91_REG *) 	0xFFFC401C) // (US1) Transmitter Holding Register
1912
#define AT91C_US1_TTGR  (AT91_CAST(AT91_REG *) 	0xFFFC4028) // (US1) Transmitter Time-guard Register
1913
#define AT91C_US1_RHR   (AT91_CAST(AT91_REG *) 	0xFFFC4018) // (US1) Receiver Holding Register
1914
#define AT91C_US1_BRGR  (AT91_CAST(AT91_REG *) 	0xFFFC4020) // (US1) Baud Rate Generator Register
1915
#define AT91C_US1_IMR   (AT91_CAST(AT91_REG *) 	0xFFFC4010) // (US1) Interrupt Mask Register
1916
#define AT91C_US1_FIDI  (AT91_CAST(AT91_REG *) 	0xFFFC4040) // (US1) FI_DI_Ratio Register
1917
#define AT91C_US1_CR    (AT91_CAST(AT91_REG *) 	0xFFFC4000) // (US1) Control Register
1918
#define AT91C_US1_MR    (AT91_CAST(AT91_REG *) 	0xFFFC4004) // (US1) Mode Register
1919
// ========== Register definition for PDC_US0 peripheral ========== 
1920
#define AT91C_US0_TNPR  (AT91_CAST(AT91_REG *) 	0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register
1921
#define AT91C_US0_RNPR  (AT91_CAST(AT91_REG *) 	0xFFFC0110) // (PDC_US0) Receive Next Pointer Register
1922
#define AT91C_US0_TCR   (AT91_CAST(AT91_REG *) 	0xFFFC010C) // (PDC_US0) Transmit Counter Register
1923
#define AT91C_US0_PTCR  (AT91_CAST(AT91_REG *) 	0xFFFC0120) // (PDC_US0) PDC Transfer Control Register
1924
#define AT91C_US0_PTSR  (AT91_CAST(AT91_REG *) 	0xFFFC0124) // (PDC_US0) PDC Transfer Status Register
1925
#define AT91C_US0_TNCR  (AT91_CAST(AT91_REG *) 	0xFFFC011C) // (PDC_US0) Transmit Next Counter Register
1926
#define AT91C_US0_TPR   (AT91_CAST(AT91_REG *) 	0xFFFC0108) // (PDC_US0) Transmit Pointer Register
1927
#define AT91C_US0_RCR   (AT91_CAST(AT91_REG *) 	0xFFFC0104) // (PDC_US0) Receive Counter Register
1928
#define AT91C_US0_RPR   (AT91_CAST(AT91_REG *) 	0xFFFC0100) // (PDC_US0) Receive Pointer Register
1929
#define AT91C_US0_RNCR  (AT91_CAST(AT91_REG *) 	0xFFFC0114) // (PDC_US0) Receive Next Counter Register
1930
// ========== Register definition for US0 peripheral ========== 
1931
#define AT91C_US0_BRGR  (AT91_CAST(AT91_REG *) 	0xFFFC0020) // (US0) Baud Rate Generator Register
1932
#define AT91C_US0_NER   (AT91_CAST(AT91_REG *) 	0xFFFC0044) // (US0) Nb Errors Register
1933
#define AT91C_US0_CR    (AT91_CAST(AT91_REG *) 	0xFFFC0000) // (US0) Control Register
1934
#define AT91C_US0_IMR   (AT91_CAST(AT91_REG *) 	0xFFFC0010) // (US0) Interrupt Mask Register
1935
#define AT91C_US0_FIDI  (AT91_CAST(AT91_REG *) 	0xFFFC0040) // (US0) FI_DI_Ratio Register
1936
#define AT91C_US0_TTGR  (AT91_CAST(AT91_REG *) 	0xFFFC0028) // (US0) Transmitter Time-guard Register
1937
#define AT91C_US0_MR    (AT91_CAST(AT91_REG *) 	0xFFFC0004) // (US0) Mode Register
1938
#define AT91C_US0_RTOR  (AT91_CAST(AT91_REG *) 	0xFFFC0024) // (US0) Receiver Time-out Register
1939
#define AT91C_US0_CSR   (AT91_CAST(AT91_REG *) 	0xFFFC0014) // (US0) Channel Status Register
1940
#define AT91C_US0_RHR   (AT91_CAST(AT91_REG *) 	0xFFFC0018) // (US0) Receiver Holding Register
1941
#define AT91C_US0_IDR   (AT91_CAST(AT91_REG *) 	0xFFFC000C) // (US0) Interrupt Disable Register
1942
#define AT91C_US0_THR   (AT91_CAST(AT91_REG *) 	0xFFFC001C) // (US0) Transmitter Holding Register
1943
#define AT91C_US0_IF    (AT91_CAST(AT91_REG *) 	0xFFFC004C) // (US0) IRDA_FILTER Register
1944
#define AT91C_US0_IER   (AT91_CAST(AT91_REG *) 	0xFFFC0008) // (US0) Interrupt Enable Register
1945
// ========== Register definition for TWI peripheral ========== 
1946
#define AT91C_TWI_IER   (AT91_CAST(AT91_REG *) 	0xFFFB8024) // (TWI) Interrupt Enable Register
1947
#define AT91C_TWI_CR    (AT91_CAST(AT91_REG *) 	0xFFFB8000) // (TWI) Control Register
1948
#define AT91C_TWI_SR    (AT91_CAST(AT91_REG *) 	0xFFFB8020) // (TWI) Status Register
1949
#define AT91C_TWI_IMR   (AT91_CAST(AT91_REG *) 	0xFFFB802C) // (TWI) Interrupt Mask Register
1950
#define AT91C_TWI_THR   (AT91_CAST(AT91_REG *) 	0xFFFB8034) // (TWI) Transmit Holding Register
1951
#define AT91C_TWI_IDR   (AT91_CAST(AT91_REG *) 	0xFFFB8028) // (TWI) Interrupt Disable Register
1952
#define AT91C_TWI_IADR  (AT91_CAST(AT91_REG *) 	0xFFFB800C) // (TWI) Internal Address Register
1953
#define AT91C_TWI_MMR   (AT91_CAST(AT91_REG *) 	0xFFFB8004) // (TWI) Master Mode Register
1954
#define AT91C_TWI_CWGR  (AT91_CAST(AT91_REG *) 	0xFFFB8010) // (TWI) Clock Waveform Generator Register
1955
#define AT91C_TWI_RHR   (AT91_CAST(AT91_REG *) 	0xFFFB8030) // (TWI) Receive Holding Register
1956
// ========== Register definition for TC0 peripheral ========== 
1957
#define AT91C_TC0_SR    (AT91_CAST(AT91_REG *) 	0xFFFA0020) // (TC0) Status Register
1958
#define AT91C_TC0_RC    (AT91_CAST(AT91_REG *) 	0xFFFA001C) // (TC0) Register C
1959
#define AT91C_TC0_RB    (AT91_CAST(AT91_REG *) 	0xFFFA0018) // (TC0) Register B
1960
#define AT91C_TC0_CCR   (AT91_CAST(AT91_REG *) 	0xFFFA0000) // (TC0) Channel Control Register
1961
#define AT91C_TC0_CMR   (AT91_CAST(AT91_REG *) 	0xFFFA0004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode)
1962
#define AT91C_TC0_IER   (AT91_CAST(AT91_REG *) 	0xFFFA0024) // (TC0) Interrupt Enable Register
1963
#define AT91C_TC0_RA    (AT91_CAST(AT91_REG *) 	0xFFFA0014) // (TC0) Register A
1964
#define AT91C_TC0_IDR   (AT91_CAST(AT91_REG *) 	0xFFFA0028) // (TC0) Interrupt Disable Register
1965
#define AT91C_TC0_CV    (AT91_CAST(AT91_REG *) 	0xFFFA0010) // (TC0) Counter Value
1966
#define AT91C_TC0_IMR   (AT91_CAST(AT91_REG *) 	0xFFFA002C) // (TC0) Interrupt Mask Register
1967
// ========== Register definition for TC1 peripheral ========== 
1968
#define AT91C_TC1_RB    (AT91_CAST(AT91_REG *) 	0xFFFA0058) // (TC1) Register B
1969
#define AT91C_TC1_CCR   (AT91_CAST(AT91_REG *) 	0xFFFA0040) // (TC1) Channel Control Register
1970
#define AT91C_TC1_IER   (AT91_CAST(AT91_REG *) 	0xFFFA0064) // (TC1) Interrupt Enable Register
1971
#define AT91C_TC1_IDR   (AT91_CAST(AT91_REG *) 	0xFFFA0068) // (TC1) Interrupt Disable Register
1972
#define AT91C_TC1_SR    (AT91_CAST(AT91_REG *) 	0xFFFA0060) // (TC1) Status Register
1973
#define AT91C_TC1_CMR   (AT91_CAST(AT91_REG *) 	0xFFFA0044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode)
1974
#define AT91C_TC1_RA    (AT91_CAST(AT91_REG *) 	0xFFFA0054) // (TC1) Register A
1975
#define AT91C_TC1_RC    (AT91_CAST(AT91_REG *) 	0xFFFA005C) // (TC1) Register C
1976
#define AT91C_TC1_IMR   (AT91_CAST(AT91_REG *) 	0xFFFA006C) // (TC1) Interrupt Mask Register
1977
#define AT91C_TC1_CV    (AT91_CAST(AT91_REG *) 	0xFFFA0050) // (TC1) Counter Value
1978
// ========== Register definition for TC2 peripheral ========== 
1979
#define AT91C_TC2_CMR   (AT91_CAST(AT91_REG *) 	0xFFFA0084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode)
1980
#define AT91C_TC2_CCR   (AT91_CAST(AT91_REG *) 	0xFFFA0080) // (TC2) Channel Control Register
1981
#define AT91C_TC2_CV    (AT91_CAST(AT91_REG *) 	0xFFFA0090) // (TC2) Counter Value
1982
#define AT91C_TC2_RA    (AT91_CAST(AT91_REG *) 	0xFFFA0094) // (TC2) Register A
1983
#define AT91C_TC2_RB    (AT91_CAST(AT91_REG *) 	0xFFFA0098) // (TC2) Register B
1984
#define AT91C_TC2_IDR   (AT91_CAST(AT91_REG *) 	0xFFFA00A8) // (TC2) Interrupt Disable Register
1985
#define AT91C_TC2_IMR   (AT91_CAST(AT91_REG *) 	0xFFFA00AC) // (TC2) Interrupt Mask Register
1986
#define AT91C_TC2_RC    (AT91_CAST(AT91_REG *) 	0xFFFA009C) // (TC2) Register C
1987
#define AT91C_TC2_IER   (AT91_CAST(AT91_REG *) 	0xFFFA00A4) // (TC2) Interrupt Enable Register
1988
#define AT91C_TC2_SR    (AT91_CAST(AT91_REG *) 	0xFFFA00A0) // (TC2) Status Register
1989
// ========== Register definition for TCB peripheral ========== 
1990
#define AT91C_TCB_BMR   (AT91_CAST(AT91_REG *) 	0xFFFA00C4) // (TCB) TC Block Mode Register
1991
#define AT91C_TCB_BCR   (AT91_CAST(AT91_REG *) 	0xFFFA00C0) // (TCB) TC Block Control Register
1992
// ========== Register definition for PWMC_CH3 peripheral ========== 
1993
#define AT91C_PWMC_CH3_CUPDR (AT91_CAST(AT91_REG *) 	0xFFFCC270) // (PWMC_CH3) Channel Update Register
1994
#define AT91C_PWMC_CH3_Reserved (AT91_CAST(AT91_REG *) 	0xFFFCC274) // (PWMC_CH3) Reserved
1995
#define AT91C_PWMC_CH3_CPRDR (AT91_CAST(AT91_REG *) 	0xFFFCC268) // (PWMC_CH3) Channel Period Register
1996
#define AT91C_PWMC_CH3_CDTYR (AT91_CAST(AT91_REG *) 	0xFFFCC264) // (PWMC_CH3) Channel Duty Cycle Register
1997
#define AT91C_PWMC_CH3_CCNTR (AT91_CAST(AT91_REG *) 	0xFFFCC26C) // (PWMC_CH3) Channel Counter Register
1998
#define AT91C_PWMC_CH3_CMR (AT91_CAST(AT91_REG *) 	0xFFFCC260) // (PWMC_CH3) Channel Mode Register
1999
// ========== Register definition for PWMC_CH2 peripheral ========== 
2000
#define AT91C_PWMC_CH2_Reserved (AT91_CAST(AT91_REG *) 	0xFFFCC254) // (PWMC_CH2) Reserved
2001
#define AT91C_PWMC_CH2_CMR (AT91_CAST(AT91_REG *) 	0xFFFCC240) // (PWMC_CH2) Channel Mode Register
2002
#define AT91C_PWMC_CH2_CCNTR (AT91_CAST(AT91_REG *) 	0xFFFCC24C) // (PWMC_CH2) Channel Counter Register
2003
#define AT91C_PWMC_CH2_CPRDR (AT91_CAST(AT91_REG *) 	0xFFFCC248) // (PWMC_CH2) Channel Period Register
2004
#define AT91C_PWMC_CH2_CUPDR (AT91_CAST(AT91_REG *) 	0xFFFCC250) // (PWMC_CH2) Channel Update Register
2005
#define AT91C_PWMC_CH2_CDTYR (AT91_CAST(AT91_REG *) 	0xFFFCC244) // (PWMC_CH2) Channel Duty Cycle Register
2006
// ========== Register definition for PWMC_CH1 peripheral ========== 
2007
#define AT91C_PWMC_CH1_Reserved (AT91_CAST(AT91_REG *) 	0xFFFCC234) // (PWMC_CH1) Reserved
2008
#define AT91C_PWMC_CH1_CUPDR (AT91_CAST(AT91_REG *) 	0xFFFCC230) // (PWMC_CH1) Channel Update Register
2009
#define AT91C_PWMC_CH1_CPRDR (AT91_CAST(AT91_REG *) 	0xFFFCC228) // (PWMC_CH1) Channel Period Register
2010
#define AT91C_PWMC_CH1_CCNTR (AT91_CAST(AT91_REG *) 	0xFFFCC22C) // (PWMC_CH1) Channel Counter Register
2011
#define AT91C_PWMC_CH1_CDTYR (AT91_CAST(AT91_REG *) 	0xFFFCC224) // (PWMC_CH1) Channel Duty Cycle Register
2012
#define AT91C_PWMC_CH1_CMR (AT91_CAST(AT91_REG *) 	0xFFFCC220) // (PWMC_CH1) Channel Mode Register
2013
// ========== Register definition for PWMC_CH0 peripheral ========== 
2014
#define AT91C_PWMC_CH0_Reserved (AT91_CAST(AT91_REG *) 	0xFFFCC214) // (PWMC_CH0) Reserved
2015
#define AT91C_PWMC_CH0_CPRDR (AT91_CAST(AT91_REG *) 	0xFFFCC208) // (PWMC_CH0) Channel Period Register
2016
#define AT91C_PWMC_CH0_CDTYR (AT91_CAST(AT91_REG *) 	0xFFFCC204) // (PWMC_CH0) Channel Duty Cycle Register
2017
#define AT91C_PWMC_CH0_CMR (AT91_CAST(AT91_REG *) 	0xFFFCC200) // (PWMC_CH0) Channel Mode Register
2018
#define AT91C_PWMC_CH0_CUPDR (AT91_CAST(AT91_REG *) 	0xFFFCC210) // (PWMC_CH0) Channel Update Register
2019
#define AT91C_PWMC_CH0_CCNTR (AT91_CAST(AT91_REG *) 	0xFFFCC20C) // (PWMC_CH0) Channel Counter Register
2020
// ========== Register definition for PWMC peripheral ========== 
2021
#define AT91C_PWMC_IDR  (AT91_CAST(AT91_REG *) 	0xFFFCC014) // (PWMC) PWMC Interrupt Disable Register
2022
#define AT91C_PWMC_DIS  (AT91_CAST(AT91_REG *) 	0xFFFCC008) // (PWMC) PWMC Disable Register
2023
#define AT91C_PWMC_IER  (AT91_CAST(AT91_REG *) 	0xFFFCC010) // (PWMC) PWMC Interrupt Enable Register
2024
#define AT91C_PWMC_VR   (AT91_CAST(AT91_REG *) 	0xFFFCC0FC) // (PWMC) PWMC Version Register
2025
#define AT91C_PWMC_ISR  (AT91_CAST(AT91_REG *) 	0xFFFCC01C) // (PWMC) PWMC Interrupt Status Register
2026
#define AT91C_PWMC_SR   (AT91_CAST(AT91_REG *) 	0xFFFCC00C) // (PWMC) PWMC Status Register
2027
#define AT91C_PWMC_IMR  (AT91_CAST(AT91_REG *) 	0xFFFCC018) // (PWMC) PWMC Interrupt Mask Register
2028
#define AT91C_PWMC_MR   (AT91_CAST(AT91_REG *) 	0xFFFCC000) // (PWMC) PWMC Mode Register
2029
#define AT91C_PWMC_ENA  (AT91_CAST(AT91_REG *) 	0xFFFCC004) // (PWMC) PWMC Enable Register
2030
// ========== Register definition for UDP peripheral ========== 
2031
#define AT91C_UDP_IMR   (AT91_CAST(AT91_REG *) 	0xFFFB0018) // (UDP) Interrupt Mask Register
2032
#define AT91C_UDP_FADDR (AT91_CAST(AT91_REG *) 	0xFFFB0008) // (UDP) Function Address Register
2033
#define AT91C_UDP_NUM   (AT91_CAST(AT91_REG *) 	0xFFFB0000) // (UDP) Frame Number Register
2034
#define AT91C_UDP_FDR   (AT91_CAST(AT91_REG *) 	0xFFFB0050) // (UDP) Endpoint FIFO Data Register
2035
#define AT91C_UDP_ISR   (AT91_CAST(AT91_REG *) 	0xFFFB001C) // (UDP) Interrupt Status Register
2036
#define AT91C_UDP_CSR   (AT91_CAST(AT91_REG *) 	0xFFFB0030) // (UDP) Endpoint Control and Status Register
2037
#define AT91C_UDP_IDR   (AT91_CAST(AT91_REG *) 	0xFFFB0014) // (UDP) Interrupt Disable Register
2038
#define AT91C_UDP_ICR   (AT91_CAST(AT91_REG *) 	0xFFFB0020) // (UDP) Interrupt Clear Register
2039
#define AT91C_UDP_RSTEP (AT91_CAST(AT91_REG *) 	0xFFFB0028) // (UDP) Reset Endpoint Register
2040
#define AT91C_UDP_TXVC  (AT91_CAST(AT91_REG *) 	0xFFFB0074) // (UDP) Transceiver Control Register
2041
#define AT91C_UDP_GLBSTATE (AT91_CAST(AT91_REG *) 	0xFFFB0004) // (UDP) Global State Register
2042
#define AT91C_UDP_IER   (AT91_CAST(AT91_REG *) 	0xFFFB0010) // (UDP) Interrupt Enable Register
2043

    
2044
// *****************************************************************************
2045
//               PIO DEFINITIONS FOR AT91SAM7S321
2046
// *****************************************************************************
2047
#define AT91C_PIO_PA0        (1 <<  0) // Pin Controlled by PA0
2048
#define AT91C_PA0_PWM0     (AT91C_PIO_PA0) //  PWM Channel 0
2049
#define AT91C_PA0_TIOA0    (AT91C_PIO_PA0) //  Timer Counter 0 Multipurpose Timer I/O Pin A
2050
#define AT91C_PIO_PA1        (1 <<  1) // Pin Controlled by PA1
2051
#define AT91C_PA1_PWM1     (AT91C_PIO_PA1) //  PWM Channel 1
2052
#define AT91C_PA1_TIOB0    (AT91C_PIO_PA1) //  Timer Counter 0 Multipurpose Timer I/O Pin B
2053
#define AT91C_PIO_PA10       (1 << 10) // Pin Controlled by PA10
2054
#define AT91C_PA10_DTXD     (AT91C_PIO_PA10) //  DBGU Debug Transmit Data
2055
#define AT91C_PA10_NPCS2    (AT91C_PIO_PA10) //  SPI Peripheral Chip Select 2
2056
#define AT91C_PIO_PA11       (1 << 11) // Pin Controlled by PA11
2057
#define AT91C_PA11_NPCS0    (AT91C_PIO_PA11) //  SPI Peripheral Chip Select 0
2058
#define AT91C_PA11_PWM0     (AT91C_PIO_PA11) //  PWM Channel 0
2059
#define AT91C_PIO_PA12       (1 << 12) // Pin Controlled by PA12
2060
#define AT91C_PA12_MISO     (AT91C_PIO_PA12) //  SPI Master In Slave
2061
#define AT91C_PA12_PWM1     (AT91C_PIO_PA12) //  PWM Channel 1
2062
#define AT91C_PIO_PA13       (1 << 13) // Pin Controlled by PA13
2063
#define AT91C_PA13_MOSI     (AT91C_PIO_PA13) //  SPI Master Out Slave
2064
#define AT91C_PA13_PWM2     (AT91C_PIO_PA13) //  PWM Channel 2
2065
#define AT91C_PIO_PA14       (1 << 14) // Pin Controlled by PA14
2066
#define AT91C_PA14_SPCK     (AT91C_PIO_PA14) //  SPI Serial Clock
2067
#define AT91C_PA14_PWM3     (AT91C_PIO_PA14) //  PWM Channel 3
2068
#define AT91C_PIO_PA15       (1 << 15) // Pin Controlled by PA15
2069
#define AT91C_PA15_TF       (AT91C_PIO_PA15) //  SSC Transmit Frame Sync
2070
#define AT91C_PA15_TIOA1    (AT91C_PIO_PA15) //  Timer Counter 1 Multipurpose Timer I/O Pin A
2071
#define AT91C_PIO_PA16       (1 << 16) // Pin Controlled by PA16
2072
#define AT91C_PA16_TK       (AT91C_PIO_PA16) //  SSC Transmit Clock
2073
#define AT91C_PA16_TIOB1    (AT91C_PIO_PA16) //  Timer Counter 1 Multipurpose Timer I/O Pin B
2074
#define AT91C_PIO_PA17       (1 << 17) // Pin Controlled by PA17
2075
#define AT91C_PA17_TD       (AT91C_PIO_PA17) //  SSC Transmit data
2076
#define AT91C_PA17_PCK1     (AT91C_PIO_PA17) //  PMC Programmable Clock Output 1
2077
#define AT91C_PIO_PA18       (1 << 18) // Pin Controlled by PA18
2078
#define AT91C_PA18_RD       (AT91C_PIO_PA18) //  SSC Receive Data
2079
#define AT91C_PA18_PCK2     (AT91C_PIO_PA18) //  PMC Programmable Clock Output 2
2080
#define AT91C_PIO_PA19       (1 << 19) // Pin Controlled by PA19
2081
#define AT91C_PA19_RK       (AT91C_PIO_PA19) //  SSC Receive Clock
2082
#define AT91C_PA19_FIQ      (AT91C_PIO_PA19) //  AIC Fast Interrupt Input
2083
#define AT91C_PIO_PA2        (1 <<  2) // Pin Controlled by PA2
2084
#define AT91C_PA2_PWM2     (AT91C_PIO_PA2) //  PWM Channel 2
2085
#define AT91C_PA2_SCK0     (AT91C_PIO_PA2) //  USART 0 Serial Clock
2086
#define AT91C_PIO_PA20       (1 << 20) // Pin Controlled by PA20
2087
#define AT91C_PA20_RF       (AT91C_PIO_PA20) //  SSC Receive Frame Sync
2088
#define AT91C_PA20_IRQ0     (AT91C_PIO_PA20) //  External Interrupt 0
2089
#define AT91C_PIO_PA21       (1 << 21) // Pin Controlled by PA21
2090
#define AT91C_PA21_RXD1     (AT91C_PIO_PA21) //  USART 1 Receive Data
2091
#define AT91C_PA21_PCK1     (AT91C_PIO_PA21) //  PMC Programmable Clock Output 1
2092
#define AT91C_PIO_PA22       (1 << 22) // Pin Controlled by PA22
2093
#define AT91C_PA22_TXD1     (AT91C_PIO_PA22) //  USART 1 Transmit Data
2094
#define AT91C_PA22_NPCS3    (AT91C_PIO_PA22) //  SPI Peripheral Chip Select 3
2095
#define AT91C_PIO_PA23       (1 << 23) // Pin Controlled by PA23
2096
#define AT91C_PA23_SCK1     (AT91C_PIO_PA23) //  USART 1 Serial Clock
2097
#define AT91C_PA23_PWM0     (AT91C_PIO_PA23) //  PWM Channel 0
2098
#define AT91C_PIO_PA24       (1 << 24) // Pin Controlled by PA24
2099
#define AT91C_PA24_RTS1     (AT91C_PIO_PA24) //  USART 1 Ready To Send
2100
#define AT91C_PA24_PWM1     (AT91C_PIO_PA24) //  PWM Channel 1
2101
#define AT91C_PIO_PA25       (1 << 25) // Pin Controlled by PA25
2102
#define AT91C_PA25_CTS1     (AT91C_PIO_PA25) //  USART 1 Clear To Send
2103
#define AT91C_PA25_PWM2     (AT91C_PIO_PA25) //  PWM Channel 2
2104
#define AT91C_PIO_PA26       (1 << 26) // Pin Controlled by PA26
2105
#define AT91C_PA26_DCD1     (AT91C_PIO_PA26) //  USART 1 Data Carrier Detect
2106
#define AT91C_PA26_TIOA2    (AT91C_PIO_PA26) //  Timer Counter 2 Multipurpose Timer I/O Pin A
2107
#define AT91C_PIO_PA27       (1 << 27) // Pin Controlled by PA27
2108
#define AT91C_PA27_DTR1     (AT91C_PIO_PA27) //  USART 1 Data Terminal ready
2109
#define AT91C_PA27_TIOB2    (AT91C_PIO_PA27) //  Timer Counter 2 Multipurpose Timer I/O Pin B
2110
#define AT91C_PIO_PA28       (1 << 28) // Pin Controlled by PA28
2111
#define AT91C_PA28_DSR1     (AT91C_PIO_PA28) //  USART 1 Data Set ready
2112
#define AT91C_PA28_TCLK1    (AT91C_PIO_PA28) //  Timer Counter 1 external clock input
2113
#define AT91C_PIO_PA29       (1 << 29) // Pin Controlled by PA29
2114
#define AT91C_PA29_RI1      (AT91C_PIO_PA29) //  USART 1 Ring Indicator
2115
#define AT91C_PA29_TCLK2    (AT91C_PIO_PA29) //  Timer Counter 2 external clock input
2116
#define AT91C_PIO_PA3        (1 <<  3) // Pin Controlled by PA3
2117
#define AT91C_PA3_TWD      (AT91C_PIO_PA3) //  TWI Two-wire Serial Data
2118
#define AT91C_PA3_NPCS3    (AT91C_PIO_PA3) //  SPI Peripheral Chip Select 3
2119
#define AT91C_PIO_PA30       (1 << 30) // Pin Controlled by PA30
2120
#define AT91C_PA30_IRQ1     (AT91C_PIO_PA30) //  External Interrupt 1
2121
#define AT91C_PA30_NPCS2    (AT91C_PIO_PA30) //  SPI Peripheral Chip Select 2
2122
#define AT91C_PIO_PA31       (1 << 31) // Pin Controlled by PA31
2123
#define AT91C_PA31_NPCS1    (AT91C_PIO_PA31) //  SPI Peripheral Chip Select 1
2124
#define AT91C_PA31_PCK2     (AT91C_PIO_PA31) //  PMC Programmable Clock Output 2
2125
#define AT91C_PIO_PA4        (1 <<  4) // Pin Controlled by PA4
2126
#define AT91C_PA4_TWCK     (AT91C_PIO_PA4) //  TWI Two-wire Serial Clock
2127
#define AT91C_PA4_TCLK0    (AT91C_PIO_PA4) //  Timer Counter 0 external clock input
2128
#define AT91C_PIO_PA5        (1 <<  5) // Pin Controlled by PA5
2129
#define AT91C_PA5_RXD0     (AT91C_PIO_PA5) //  USART 0 Receive Data
2130
#define AT91C_PA5_NPCS3    (AT91C_PIO_PA5) //  SPI Peripheral Chip Select 3
2131
#define AT91C_PIO_PA6        (1 <<  6) // Pin Controlled by PA6
2132
#define AT91C_PA6_TXD0     (AT91C_PIO_PA6) //  USART 0 Transmit Data
2133
#define AT91C_PA6_PCK0     (AT91C_PIO_PA6) //  PMC Programmable Clock Output 0
2134
#define AT91C_PIO_PA7        (1 <<  7) // Pin Controlled by PA7
2135
#define AT91C_PA7_RTS0     (AT91C_PIO_PA7) //  USART 0 Ready To Send
2136
#define AT91C_PA7_PWM3     (AT91C_PIO_PA7) //  PWM Channel 3
2137
#define AT91C_PIO_PA8        (1 <<  8) // Pin Controlled by PA8
2138
#define AT91C_PA8_CTS0     (AT91C_PIO_PA8) //  USART 0 Clear To Send
2139
#define AT91C_PA8_ADTRG    (AT91C_PIO_PA8) //  ADC External Trigger
2140
#define AT91C_PIO_PA9        (1 <<  9) // Pin Controlled by PA9
2141
#define AT91C_PA9_DRXD     (AT91C_PIO_PA9) //  DBGU Debug Receive Data
2142
#define AT91C_PA9_NPCS1    (AT91C_PIO_PA9) //  SPI Peripheral Chip Select 1
2143

    
2144
// *****************************************************************************
2145
//               PERIPHERAL ID DEFINITIONS FOR AT91SAM7S321
2146
// *****************************************************************************
2147
#define AT91C_ID_FIQ    ( 0) // Advanced Interrupt Controller (FIQ)
2148
#define AT91C_ID_SYS    ( 1) // System Peripheral
2149
#define AT91C_ID_PIOA   ( 2) // Parallel IO Controller
2150
#define AT91C_ID_3_Reserved ( 3) // Reserved
2151
#define AT91C_ID_ADC    ( 4) // Analog-to-Digital Converter
2152
#define AT91C_ID_SPI    ( 5) // Serial Peripheral Interface
2153
#define AT91C_ID_US0    ( 6) // USART 0
2154
#define AT91C_ID_US1    ( 7) // USART 1
2155
#define AT91C_ID_SSC    ( 8) // Serial Synchronous Controller
2156
#define AT91C_ID_TWI    ( 9) // Two-Wire Interface
2157
#define AT91C_ID_PWMC   (10) // PWM Controller
2158
#define AT91C_ID_UDP    (11) // USB Device Port
2159
#define AT91C_ID_TC0    (12) // Timer Counter 0
2160
#define AT91C_ID_TC1    (13) // Timer Counter 1
2161
#define AT91C_ID_TC2    (14) // Timer Counter 2
2162
#define AT91C_ID_15_Reserved (15) // Reserved
2163
#define AT91C_ID_16_Reserved (16) // Reserved
2164
#define AT91C_ID_17_Reserved (17) // Reserved
2165
#define AT91C_ID_18_Reserved (18) // Reserved
2166
#define AT91C_ID_19_Reserved (19) // Reserved
2167
#define AT91C_ID_20_Reserved (20) // Reserved
2168
#define AT91C_ID_21_Reserved (21) // Reserved
2169
#define AT91C_ID_22_Reserved (22) // Reserved
2170
#define AT91C_ID_23_Reserved (23) // Reserved
2171
#define AT91C_ID_24_Reserved (24) // Reserved
2172
#define AT91C_ID_25_Reserved (25) // Reserved
2173
#define AT91C_ID_26_Reserved (26) // Reserved
2174
#define AT91C_ID_27_Reserved (27) // Reserved
2175
#define AT91C_ID_28_Reserved (28) // Reserved
2176
#define AT91C_ID_29_Reserved (29) // Reserved
2177
#define AT91C_ID_IRQ0   (30) // Advanced Interrupt Controller (IRQ0)
2178
#define AT91C_ID_31_Reserved (31) // Reserved
2179
#define AT91C_ALL_INT   (0x40007FF7) // ALL VALID INTERRUPTS
2180

    
2181
// *****************************************************************************
2182
//               BASE ADDRESS DEFINITIONS FOR AT91SAM7S321
2183
// *****************************************************************************
2184
#define AT91C_BASE_SYS       (AT91_CAST(AT91PS_SYS) 	0xFFFFF000) // (SYS) Base Address
2185
#define AT91C_BASE_AIC       (AT91_CAST(AT91PS_AIC) 	0xFFFFF000) // (AIC) Base Address
2186
#define AT91C_BASE_PDC_DBGU  (AT91_CAST(AT91PS_PDC) 	0xFFFFF300) // (PDC_DBGU) Base Address
2187
#define AT91C_BASE_DBGU      (AT91_CAST(AT91PS_DBGU) 	0xFFFFF200) // (DBGU) Base Address
2188
#define AT91C_BASE_PIOA      (AT91_CAST(AT91PS_PIO) 	0xFFFFF400) // (PIOA) Base Address
2189
#define AT91C_BASE_CKGR      (AT91_CAST(AT91PS_CKGR) 	0xFFFFFC20) // (CKGR) Base Address
2190
#define AT91C_BASE_PMC       (AT91_CAST(AT91PS_PMC) 	0xFFFFFC00) // (PMC) Base Address
2191
#define AT91C_BASE_RSTC      (AT91_CAST(AT91PS_RSTC) 	0xFFFFFD00) // (RSTC) Base Address
2192
#define AT91C_BASE_RTTC      (AT91_CAST(AT91PS_RTTC) 	0xFFFFFD20) // (RTTC) Base Address
2193
#define AT91C_BASE_PITC      (AT91_CAST(AT91PS_PITC) 	0xFFFFFD30) // (PITC) Base Address
2194
#define AT91C_BASE_WDTC      (AT91_CAST(AT91PS_WDTC) 	0xFFFFFD40) // (WDTC) Base Address
2195
#define AT91C_BASE_VREG      (AT91_CAST(AT91PS_VREG) 	0xFFFFFD60) // (VREG) Base Address
2196
#define AT91C_BASE_MC        (AT91_CAST(AT91PS_MC) 	0xFFFFFF00) // (MC) Base Address
2197
#define AT91C_BASE_PDC_SPI   (AT91_CAST(AT91PS_PDC) 	0xFFFE0100) // (PDC_SPI) Base Address
2198
#define AT91C_BASE_SPI       (AT91_CAST(AT91PS_SPI) 	0xFFFE0000) // (SPI) Base Address
2199
#define AT91C_BASE_PDC_ADC   (AT91_CAST(AT91PS_PDC) 	0xFFFD8100) // (PDC_ADC) Base Address
2200
#define AT91C_BASE_ADC       (AT91_CAST(AT91PS_ADC) 	0xFFFD8000) // (ADC) Base Address
2201
#define AT91C_BASE_PDC_SSC   (AT91_CAST(AT91PS_PDC) 	0xFFFD4100) // (PDC_SSC) Base Address
2202
#define AT91C_BASE_SSC       (AT91_CAST(AT91PS_SSC) 	0xFFFD4000) // (SSC) Base Address
2203
#define AT91C_BASE_PDC_US1   (AT91_CAST(AT91PS_PDC) 	0xFFFC4100) // (PDC_US1) Base Address
2204
#define AT91C_BASE_US1       (AT91_CAST(AT91PS_USART) 	0xFFFC4000) // (US1) Base Address
2205
#define AT91C_BASE_PDC_US0   (AT91_CAST(AT91PS_PDC) 	0xFFFC0100) // (PDC_US0) Base Address
2206
#define AT91C_BASE_US0       (AT91_CAST(AT91PS_USART) 	0xFFFC0000) // (US0) Base Address
2207
#define AT91C_BASE_TWI       (AT91_CAST(AT91PS_TWI) 	0xFFFB8000) // (TWI) Base Address
2208
#define AT91C_BASE_TC0       (AT91_CAST(AT91PS_TC) 	0xFFFA0000) // (TC0) Base Address
2209
#define AT91C_BASE_TC1       (AT91_CAST(AT91PS_TC) 	0xFFFA0040) // (TC1) Base Address
2210
#define AT91C_BASE_TC2       (AT91_CAST(AT91PS_TC) 	0xFFFA0080) // (TC2) Base Address
2211
#define AT91C_BASE_TCB       (AT91_CAST(AT91PS_TCB) 	0xFFFA0000) // (TCB) Base Address
2212
#define AT91C_BASE_PWMC_CH3  (AT91_CAST(AT91PS_PWMC_CH) 	0xFFFCC260) // (PWMC_CH3) Base Address
2213
#define AT91C_BASE_PWMC_CH2  (AT91_CAST(AT91PS_PWMC_CH) 	0xFFFCC240) // (PWMC_CH2) Base Address
2214
#define AT91C_BASE_PWMC_CH1  (AT91_CAST(AT91PS_PWMC_CH) 	0xFFFCC220) // (PWMC_CH1) Base Address
2215
#define AT91C_BASE_PWMC_CH0  (AT91_CAST(AT91PS_PWMC_CH) 	0xFFFCC200) // (PWMC_CH0) Base Address
2216
#define AT91C_BASE_PWMC      (AT91_CAST(AT91PS_PWMC) 	0xFFFCC000) // (PWMC) Base Address
2217
#define AT91C_BASE_UDP       (AT91_CAST(AT91PS_UDP) 	0xFFFB0000) // (UDP) Base Address
2218

    
2219
// *****************************************************************************
2220
//               MEMORY MAPPING DEFINITIONS FOR AT91SAM7S321
2221
// *****************************************************************************
2222
// ISRAM
2223
#define AT91C_ISRAM	 (0x00200000) // Internal SRAM base address
2224
#define AT91C_ISRAM_SIZE	 (0x00002000) // Internal SRAM size in byte (8 Kbytes)
2225
// IFLASH
2226
#define AT91C_IFLASH	 (0x00100000) // Internal FLASH base address
2227
#define AT91C_IFLASH_SIZE	 (0x00008000) // Internal FLASH size in byte (32 Kbytes)
2228
#define AT91C_IFLASH_PAGE_SIZE	 (128) // Internal FLASH Page Size: 128 bytes
2229
#define AT91C_IFLASH_LOCK_REGION_SIZE	 (4096) // Internal FLASH Lock Region Size: 4 Kbytes
2230
#define AT91C_IFLASH_NB_OF_PAGES	 (256) // Internal FLASH Number of Pages: 256 bytes
2231
#define AT91C_IFLASH_NB_OF_LOCK_BITS	 (8) // Internal FLASH Number of Lock Bits: 8 bytes
2232

    
2233
#endif
(1-1/3)